一、電路偵測與改善

Case1

Verilog Code Trojans:

```
[2:0]result;// [2]result: a<b; [1]result: a>b; [0]result: a=b ex: a=4'd8, b=4'd5 -> result=3'b010
             [3:0]a_bar, b_bar;//~a, ~b
            [3:0]ba_bar, ab_bar;//\sima&b, a&\simb
            [6:0]x;//The comparison result of each bit
[6:0]m;//for every situation ex: a3=b3 & a2>b2 , a3=b3 & a2=b2 & a1>b1 .....
            a_bar3( a_bar[3], a[3] );
            b_bar3( b_bar[3], b[3] );
            a_bar2( a_bar[2], a[2]
            b_bar2( b_bar[2], b[2]
            a_bar1( a_bar[1], a[1]
            b_bar1( b_bar[1], b[1]
            a_bar0( a_bar[0], a[0]
           b_bar0( b_bar[0], b[0] );
and3_0( ba_bar[3], a_bar[3], b[3] );
            and3_1( ab_bar[3], a[3], b_bar[3] );
           n1( x[5], x[4]);
and2( x[6], x[5],ab_bar[0]);
           or1( x[4], ab_bar[0], x[0] );
            nor3( x[3], ba_bar[3], ab_bar[3] );
            and2_0( ba_bar[2], a_bar[2], b[2] );
            and2_1( ab_bar[2], a[2], b_bar[2] );
            nor2( x[2], ba_bar[2], ab_bar[2] );
            and1_0( ba_bar[1], a_bar[1], b[1] );
           and1_1( ab_bar[1], a[1], b_bar[1] );
nor1( x[1], ba_bar[1], ab_bar[1] );
31
            and0_0( ba_bar[0], a_bar[0], b[0] );
                           and_5( m[1], x[3], x[2], x[1], x[6] );
 41
            and
  42
                           ab( result[2], ba_bar[3], m[6], m[4], m[2]);
                           ba( result[1], ab_bar[3], m[5], m[3], m[1]);
  43
                           eq( result[0], x[3], x[2], x[1], x[4] );
  44
            and
```

Golden circuit:

對下列幾行 code 做更改即可使電路功能正常。

```
n1(x[5], x[4]);
23
      // not
                  and2( x[6], x[5],ab_bar[0]);
24
      // and
                    or1( x[4], ab_bar[0], x[0] );
25
      // or
            and_5( m[1], x[3], x[2], x[1], ab_bar[0] );
41
     and
42
            ab( result[2], ba_bar[3], m[6], m[4], m[2]);
43
            ba( result[1], ab_bar[3], m[5], m[3], m[1]);
            eq( result[0], x[3], x[2], x[1], x[0] );
44
     and
```

result:

1. Infected circuit:



2. Golden circuit:



Case2

Verilog Code Trojans:

```
a0( d[7], s bar[2], s bar[1], s_bar[0], en );
     and
             a1( d[5], s_bar[2], s_bar[3], s_bar[0], en );
27
     and
             a2( d[6], s_bar[2], s_bar[1], sel[0], en );
28
     and
29
             n3( s_bar[0], sel[0]
     not
                                     );
30
             a7( d[0], sel[2], sel[1], sel[0], en );
     and
31
     and
             a3( d[3], sel[2], s_bar[1], s_bar[0], en );
32
             a4( d[1], sel[2], sel[1], s_bar[0], en );
     and
33
             n2( s_bar[1], sel[1]
     not
             a5( d[2], sel[2], s bar[1], sel[0], en );
     and
             a6( d[4], s_bar[2], sel[1], sel[0], en );
35
     and
```


Golden circuit:

將 s_bar[3]改成 sel[1]即可使電路功能正常。

```
a0( d[7], s_bar[2], s_bar[1], s_bar[0], en );
26
     and
             a1( d[5], s_bar[2], sel[1] s_bar[0], en );
27
     and
28
     and
             a2( d[6], s_bar[2], s_bar[1], sel[0], en );
             n3( s_bar[0], sel[0]
29
     not
30
     and
             a7( d[0], sel[2], sel[1], sel[0], en );
31
     and
             a3( d[3], sel[2], s_bar[1], s_bar[0], en );
32
     and
             a4( d[1], sel[2], sel[1], s_bar[0], en );
33
             n2( s bar[1], sel[1] );
     not
             a5( d[2], sel[2], s_bar[1], sel[0], en );
34
     and
             a6( d[4], s_bar[2], sel[1], sel[0], en );
35
     and
```

result:

1. Infected circuit:



2. Golden circuit:



Case3

Verilog Code Trojans:

```
10
11
12
     and
             a0( t0, b, in );
             a1( t1, a, b );
13
             o0( t2, t0, t1);
             T0( .clk(clk), .reset(reset), .t(t2)
15
     TFF
                                                     .q(a));
16
     TFF
             T1( .clk(clk), .reset(reset), .t(in), .q(b) );
17
             a2( out, a, b );
18
```

Golden circuit:


```
a0( t0, b, in );
     and
13
     // and
                 a1( t1, a, b );
14
                 o0(t2, t0, t1);
             T0( .clk(clk), .reset(reset), .t(t0), .q(a) );
15
     TFF
             T1( .clk(clk), .reset(reset), .t(in), .q(b) );
16
     TFF
             a2( out, a, b );
17
     and
```

result:

1. Infected circuit:



2. Golden circuit:



Case4

Verilog Code Trojans:


```
if(counter2 < 4'd10)
49 ∨
                                                               //trojan
                                    next_state<=S0;
51
                                    out<=1'b1;
                                                                    //trojan
                                    next_state<=S1;</pre>
                                    out<=1'b1;
60 🗸
                   else
                      begin
                          if(counter2 < 4'd10)
                                                          //trojan
62 🗸
                                    next_state<=52;
64
                                    out<=1'b1;
67
                            else
                                                                  //trojan
                                    next_state<=S1;</pre>
                                    out<=1'b1;
                      end
```

Golden circuit:

48 🗸 📗	begin	
49	// if(counter2 < 4'd10)	//trojan
50 🗸	// begin	//trojan
51	next_state<=50;	
52	out<=1'b1;	
53	end	
54	// else	//trojan
55	// begin	//trojan
56	// next_state<=S1;	//trojan
57	// out<=1'b1;	//trojan
58	// end	//trojan
59 🗸	// end	//trojan
60 ∨	else	
61 🗸	begin	
62	// if(counter2 < 4'd10)	//trojan
63 🗸	// begin	//trojan
64	next_state<=S2;	
65	out<=1'b1;	
66	end	
67	// else	//trojan
68	// begin	//trojan
69	// next_state<=S1;	//trojan
70	// out<=1'b1;	//trojan
71	// end	//trojan
72	// end	//trojan
73		

result:

1. Infected circuit:



在 Normal Mode 的階段, current_state=1, next_state 只能=0 or 2, 由訊號圖紅框框的訊號可看出此時出現錯誤。

2. Golden circuit:



Current_state 與 Next_state 在 nomal mode 階段不會再出現問題。

二、我的方法

如下圖,將 code 一行一行註解其功能,發現有功能詭異且不必

要之程式碼。

```
//製造not訊號
15
                                       a_bar3( a_bar[3], a[3] );
16
              not
                                        b bar3( b bar[3], b[3] );
17
              not
                                       a_bar2( a_bar[2], a[2] );
18
              not
                                       b bar2( b bar[2], b[2] );
19
             not
20
                                       a bar1( a bar[1], a[1] );
             not
                                      b_bar1( b_bar[1], b[1] );
21
             not
                             a_bar0( a_bar[0], a[0] );
22
             not
                                        b_bar0( b_bar[0], b[0] );
23
             not
24
           and3_0( ba_bar[3], a_bar[3], b[3] ); //a[3]=0, b[3]=1 ,則b>a且ba_bar[3]=1 ,否則ba_bar[3]=0 and3_1( ab_bar[3], a[3], b_bar[3] ); //a[3]=1, b[3]=0 ,則a>b且ab_bar[3]=1 · 否則ab_bar[3]=0
                                                                                                         ➡功能詭異
          and2( \times[6], \times[5],ab_bar[0]);
          or1( x[4], ab_bar[0], x[0] );
           nor3( x[3], ba_bar[3], ab_bar[3] ); //ba_bar[3]=0, ab_bar[3]=0, 從a[3],b[3]比不出大小,x[3]=1 ,否則x[3]=0 and2_0( ba_bar[2], a_bar[2], b[2] ); //a[2]=0, b[2]=1 ,則b>a且ba_bar[2]=1 ,否則ba_bar[2]=0 and2_1( ab_bar[2], a[2], b_bar[2] ); //a[2]=1, b[2]=0 ,則a>b且ab_bar[2]=1,否則a_bar[2]=0
          and2_1( ab_bar[2], a[2], b_bar[2] ); //a[2]=1, b[2]=0,則a>b且ab_bar[2]=1, 否則ab_bar[2]=0 nor2( x[2], ba_bar[2], ab_bar[2] ); //ba_bar[2]=0, ab_bar[2]=0, 從a[2],b[2]比不出大小、x[2]=1, 否則x[2]=0 and1_0( ba_bar[1], a_bar[1], b[1] ); //a[1]=0, b[1]=1, ]b>a且ba_bar[1]=1, 否則ab_bar[1]=0 and1_1( ab_bar[1], a[1], b_bar[1]); //a[1]=1, b[1]=0, ]bab_bar[1]=1, 否則ab_bar[1]=0 nor1( x[1], ba_bar[1], ab_bar[1]); //ba_bar[1]=0, ab_bar[1]=0, 從a[1],b[1]比不出大小、x[1]=1, 否則x[1]=0 and0_0( ba_bar[0], a_bar[0], b[0]); //a[0]=0, b[0]=1, 則b>a且ba_bar[0]=1, 否則ab_bar[0]=0 and0_1( ab_bar[0], a[0], b_bar[0]); //a[0]=1, b[0]=0, 则a>b且ab_bar[0]=1, 否則ab_bar[0]=0
           nor0( x[0], ba_bar[0], ab_bar[0] ); //ba_bar[0]=0, ab_bar[0]=0, 從a[0],b[0]比不出大小
```

三、本次作業的困難及如何克服

備註: TestBench 會以 verilog 檔另外上傳。