ECE266 Lab4


Chengming Li, Mingjie Ma

PID A59026442, A69028795

Email: chl248@ucsd.edu


mim029@ucsd.edu

Top Level Schematic



Top Schematic

Schematic of Pad Ring




Pad Ring Schematic

Picture of Top-level Layout



Top Level Layout (294.17 * 272.41)

DRC Result Summary




Note: Our mega group2 is thinking of waiving M2-M9. This is the DRC result before we fill out the M1 Metal.(Deadline of this report is 5PM Fri 07/06). At this time stamp, we still have 1 group that didn't finish their M1 local dummy fill. So the M1 DN is still shown in the above.


Ideally, the M1 DN error will be gone. And M2-M9 DN are expected to be there.

RR Errors are ignored in the layout

ANT Summary



LVS Result Summary




Documenting padding frame


.

K_IN		T16	T12	T5	T3								
							Digital		Analog				
		CLK_IN_T16	VDD_T16	VSS_ESD2_T16	VDD_ESD2_T1	6	VSS	prcut	VSS	VSS	VSS	VDD_ANA_ESD	
													VSS
	VDD_ESD_T12												INN_T16
	VSS_ESD_T12												VCM_T16
	VSS_ESD_T12												INP_T16
	VDD_T12												INP_T12
	CLK_IN_T12												VCM_T12
	MUX_IN												INN_T5
	MUX_IN												VDD_ANA_ES
	Code8												VCM_T5
	Code7												VSS
	Code6												INP_T5
	Code5												
	Code4												INN_T12
	Code3												INP_T3
	Code2												VCM_T3
	Code1												VSS
	Code0												INN_T3
													2prcut
	EOC												CLK_IN_T5
		VSS	VSS ESD2 T5	VDD_ESD_T5	VDD_T5	2prcut	CLK_IN_T3		VDD_T3	VSS_ESD_T3	VDD_ESD2_T3	VSS	

Top-level simulation with pin-model



MUX TB Circuit



Top Level TB schematic

Comments and conclusions


1. Conclusions

- a. Mega group2 divided up the work into padring, seal ring, core level, floorplanning, top level routing, decap, mixer, buffer, and dummy filling
- b. We started developing the work from top to bottom, and cleaned the drc and lvs at each level. So at the top level, the DRC and LVS were much easier to resolve.
- c. Our sub-group is responsible for padring connections, decap design and routing, seal ring design, and waiver presentation preparation.
- d. For padring connection, we realized how different it is between the analog pad and digital pad. And how the pad will be powered through the pad ring. This is a very good experience learning the mechanism of IO Pad
- e. For Decap design, we use a very wide and thick gate oxide transistor-capacitor with w=10u and I = 10u. The decap filling helps a lot in solving the Density problem in M1 and M2.
- f. Seal ring, we know how to build a mosaic and how the delta x and y can be tweaked to fulfill the requirement. Originally there are some overlapping DRC, and we were able to fix it by tweaking the #of mosaic and delta x to fix it
- g. This is our group's first time preparing the waiver presentation slices. It is a good learning experience to understand why and how we need this. It's good preparation for the future tape out.

2. Something I learned from this lab are:

- a. The design methodology needs to be from top to bottom, which makes it easier to route and clean drc and lvs errors.
- b. The mechanism of IO Pads. And how to customize the pad ring for our circuit specific use.
- c. Creating Decap will be useful for both circuit-purpose as reducing IO drop in the rails and Density-error purpose.
- d. Understanding the need and purpose of Seal rings during chip manufacturing.
- e. How to do dummy filling and using a dummy exclusion layer in the layout.
- f. Waiver presentation slices.
- g. Streaming in and back the gds file with dummy filling.
- h. How dummy filling affect the ratio of Capacitor DAC
- i. Team work

Appendix



Customized 10u Decap