

ECE 266 Lab3 Design Review

Mingjie Ma Chengming Li

University of California, San Diego, La Jolla, CA, USA





uCAP Layout

Layer: M1 to M7 stack up

Size: 2.5u by 2.52u


CC: 5fF







Schematic-singleDAC(cap bank)



Metal Width vs. Current

- How much current we need?
 - Q = CV
 - $\frac{dQ}{dt} = I = C \times \frac{dV}{dt}$
 - $\int Idt = \int CdV$
 - $I\Delta t = C \times VDD$
 - $I(per\ unit\ Cap) = \frac{C \times VDD}{\Delta t} = \frac{5fF \times 1}{1.65us} = 3n\ A$
 - $I(per\ column) = 3n * 16 = 48n\ A$
- How wide of the trace should be?(Read from PDK doc)
 - M1(0.4um): 0.57 mA
 - M2 M7 (0.4um): 0.72 mA
 - M2 M8 (0.8um): 1.47 mA




singleDAC(cap bank) Floorplan - Common Centroid

D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	4	4	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	4	4	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	4	4	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	4	4	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	3	3	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	3	3	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	2	2	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	1	1	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	D	0	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	2	2	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	3	3	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	3	3	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	4	4	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	4	4	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	4	4	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	8	8	8	8	8	8	8	8	7	7	7	7	6	6	5	4	4	5	6	6	8	8	8	8	8	8	8	8	8	8	8	8	D
D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

Bit	В0	B1	B2	В3	B4			
CC(fF)	10.14	21.8	44.04	58.25	101.5			
Ratio		2.145	2.02	1.322	1.74			




singleDAC(cap bank) Floorplan



Bit	В0	B1	B2	В3	B4			
C+CC(f F)	6.4994	12.333	23.683	45.248	86.676			
Ratio		1.898	1.920	1.910	1.916			



RCX Cap Table



Example:

Bot7

C: 86.5f F


CC:

1)Top 679.49f F

2)Bot6: 27.7 f F



Layout - singleDAC - Bit0123 - center



76.74u




Layout - singleDAC - Remove2Dummy

Pro:

- Symmetry
- Less CC between Bits and
- Less CC effects to the Dummy for bit0

Cons:

- Sensitive to C(w.r.t substrate)
- Sensitive to the length of Bit 0:3
- Non-binary routing





Layout - singleDAC - Robust C+CC





RCX Cap Table

Bit	B0	B1	B2	B3	B4	B5	B6	B7	B8
C+CC(f F)	7.819	14.36	28.755	56.594	106.62	210.30	413.19	812.55	1574.86
Ratio		1.84	2.00	1.97	1.88	1.97	1.96	1.97	1.94



Appendix – Old Version uCap

