


GEC Workshop | Summer 2022  
**Discussion 3**

# Digital Integrated Circuits




**Mentor: Sida (Star) Li**  
*UCLA Electrical & Computer Eng.*



### Energy in charging

#### ① Energy from power supply



#### ② Energy stored on cap

$$\Delta Q \approx \begin{cases} +\Delta V & C \\ -\Delta V & C \end{cases}$$

$$\Delta V = \frac{\Delta Q}{C}$$

$$\Delta E = \Delta Q \cdot V$$

$$P_{VDD} = V_{DD} \cdot i_c(t)$$

$$E_{VDD} = \int P_{VDD} \cdot dt = \int V_{DD} \cdot i_c(t) \cdot dt$$

$$= \int V_{DD} \cdot C \frac{dV(t)}{dt} \cdot dt$$

$$= \int_{0}^{V_0} V_{DD} \cdot C \cdot dV(t)$$

$$= \int_{0}^{V_0} V_{DD} \cdot C \cdot dV$$

$$= C \cdot V_{DD}^2$$

$$\Delta E = \int C \cdot V \cdot dV$$

$$= \int_{0}^{V_0} C \cdot V \cdot dV$$


$$= \frac{1}{2} C \cdot V^2 \Big|_0^{V_0}$$

$$= \frac{1}{2} C V_{DD}^2$$


$$\left. \begin{aligned} & \int_{V_i}^{V_0} C \cdot V \cdot dV \\ & = \frac{1}{2} C (V_0^2 - V_i^2) \end{aligned} \right\}$$

### discharging phase

$$E_{\text{supply}} = 0$$



$$E_{\text{heat}} = E_{\text{store}} = \frac{1}{2} C V_{DD}^2$$



$$P = ?$$

$$P = \frac{E_f}{T}$$

$$P = f \cdot C \cdot V_{DD}^2$$

## Digital Electronic Circuits Extra Problem (Discussion)

### Finding propagation delay

a) A CMOS inverter drives an identical copy of itself. Find the total load capacitance  $C_L$  by the driver. Use the parameters provided in the table. Ignore wire capacitance. Given  $\left(\frac{W}{L}\right)_p = \frac{3\mu m}{1\mu m}$ , and  $\left(\frac{W}{L}\right)_n = \frac{1\mu m}{1\mu m}$ . ✓


b) Find  $t_{PLH}$  for the inverter driving a total capacitance of  $C_L$  from last problem. Assume an ideal step voltage on  $V_{in}$  and approximate the charging current by averaging the initial and final drain currents.

c) Suppose the inverter drives a total capacitance of  $45fF$  at  $4.1GHz$ . How much power does it consume assuming  $V_{DD} = 5V$ ?

Parameter	PMOS	NMOS
$V_{T0} (V)$	-0.8	0.8
$\mu C_{ox} (\mu A/V^2)$	100	300
$\gamma (V^{1/2})$	0	0
$W_{min} (\mu m)$	1.0	1.0
$L_{min} (\mu m)$	1.0	1.0
$\lambda (V^{-1})$	0.0	0.0
$V_{DD} (V)$	5	

Capacitance/Width ( $fF/\mu m$ )	PMOS	NMOS
$C_{gs}$	1.5	1.4
$C_{gd}$	1.5	1.4
$C_{db}$	1.0	0.9
$C_{sb}$	1.0	0.9

$$P = C \cdot V^2 \cdot f$$



1st stage      2nd stage

$$C_L = \frac{C_{int}}{1-A} + C_{ext}$$

$$(C_{dhp} + C_{dbn}) + 2(C_{gd} + C_{gd})$$

Miller effect

$$C_{gsp} + C_{gsn} + 2(C_{gd} + C_{gd})$$


$$Z_C = \frac{1}{j\omega C_{gd}}$$

**Miller effect**

$$A \approx -1$$

$$Z_2 = \frac{1}{j\omega C_{gd}} = \frac{1}{j\omega C_A}$$

$$= \frac{1}{j\omega C_2}$$



$$t_{PUL} = \frac{Q_0}{I_{avg}} = \frac{C_L \cdot \Delta V}{I_{avg}} = \frac{C_L \cdot V_{DD}}{I_{avg}}$$


$$t_{PUL} = t_1 - t_0$$

$t_0 = i_1 / V_R$  initial ✓

$t_1 = i_2 / V_R$  final ✓

$$i_{avg} = \frac{i_1 + i_2}{2}$$

②  $t_0$



$$(V_{GS}) = (V_{DD}) - (V_D) = 5 - 0.8 = 4.2 \text{ V}$$


$$|V_{DS}| = |V_{DD}|$$

$$|V_{thp}| = 0.8 \text{ V}$$

$$V_{D2} = 5 \text{ V}$$

$$i_1 = \frac{\mu_C \alpha}{2} \left( \frac{W}{L} \right)_p \cdot |V_{GTP}|^2$$

③  $t_1$



$$|V_{GTP}| = 4.2 \text{ V}$$

$$|V_{DS}| = 2.5 \text{ V}$$

$\Rightarrow$  linear  $(V_{DS} < |V_{GTP}|)$

$$i_2 = \frac{\mu_C \alpha}{2} \left( \frac{W}{L} \right)_p (2(V_{G2} |V_{DS}| - V_{DS}^2))$$



$$VG = 0$$

$$VDS = 0$$



### Problem 2: Power and Energy (20 pts)

Vin	VG	Vout
0	0	0
0	1	0
1	0	0
1	1	0

AND



Consider the following circuit, with XOR, OR gates and one NMOS transistor.



(a) What logic function is implemented by this circuit (inputs: A, B, C, and D)? (4 pts)

$$F = f(A \oplus B \cdot C \cdot D)$$

(b) Assume the probability of logic 1 for inputs:  $p(A=1) = 0.5$ ,  $p(B=1) = 0.5$ ,  $p(C=1) = 0.2$ ,  $p(D=1) = 0.3$ , capacitance:  $C_x = C_y = 10 \text{ fF}$ ,  $C_L = 20 \text{ fF}$ , frequency  $f = 100 \text{ MHz}$ ,  $V_{DD} = 1\text{V}$ , threshold voltage  $V_{TN} = 0.2 \text{ V}$ ,  $V_{TP} = -0.3 \text{ V}$ . Calculate the average switching power  $P_{sw}$  of the circuit (logic gates and input D are powered from  $V_{DD}$ ). (12 pts)



XOR		
A	B	X
0	0	0
0	1	1
1	0	1
1	1	0

$$P_{sw} = P_{sw,x} + P_{sw,y} + P_{sw,f}$$

$$P = d \cdot C \cdot V^2 \cdot f$$

$$\begin{aligned} P(X=0 \rightarrow 1) &= d_{x:0 \rightarrow 1} \\ &= P(X=0) \cdot P(X=1) \\ &\quad \downarrow \\ &= [1 - P(X=0)] \end{aligned}$$

$$p(X=1) =$$

$$\alpha_{x:0 \rightarrow 1} =$$

X	C	Y
0	0	
0	1	
1	0	
1	1	

$$\begin{aligned} P(X=0) &= P(A=0) \cdot P(B=0) + P(A=1) \cdot P(B=1) \\ &\quad \downarrow \\ &= (1 - R_{A=1}) \end{aligned}$$

$$p(Y=1) =$$

$$\alpha_{y:0 \rightarrow 1} =$$

$$P = d \cdot C \cdot V_{DD}^2 \cdot f = (d_x \cdot C_x + d_y \cdot C_y) \cdot V_{DD}^2 \cdot f$$

$$P_{sw,x} + P_{sw,y} =$$

✓

D	Y	F
0	0	
0	1	
1	0	
1	1	

$$p(F=1) =$$

$$\alpha_{F:0 \rightarrow 1} =$$

$$P_{sw,F} =$$

$$= \frac{1}{2} C_F V_{DD} \cdot (V_{DD} - V_i) \cdot f$$

(c) Calculate the heat energy dissipation for charging and discharging  $C_x$ ,  $C_y$ , and  $C_L$ . (8 pts)

charging

$$E_{\text{supply}} = C \cdot V_{DD} \cdot (V_o - V_i)$$

$$E_{\text{cap}} = \frac{1}{2} C (V_o^2 - V_i^2)$$

$$E_{\text{heat}} = E_{\text{supply}} - E_{\text{cap}}$$

discharging

$$E_{\text{heat}} = E_{\text{cap}}$$

Heat Energy	Charging	Discharging
Node X ( $C_x$ )		
Node Y ( $C_y$ )		
Node F ( $C_L$ )		$V_o = V_{DD} - V_h$
Total $E_{\text{heat}}$		

$$F = (A(B+C))'$$

