



1. Plain Old NMOS [10 pts]

Consider an NMOS transistor with $V_{t0} = 300 \text{ mV}$ and $k_n' = 100 \mu\text{A}/\text{V}^2$. Carry forward values from previous parts.

- Determine the W/L needed to achieve a drain current of $200 \mu\text{A}$ with $V_{DD} = 400 \text{ mV}$ for a transistor operating in saturation. Assume that $V_S = V_D = 0 \text{ V}$.
- What is the maximum resistance R that can be used as the load on the drain and keep the transistor in saturation with a 2 V supply? Briefly explain what happens if this resistance is larger.
- Assuming saturation, what is the maximum small-signal gain that can be achieved with a resistive load and a supply voltage of 2 V ? (Do not consider large-signal swing limitations.)

$$V_{ov} = V_{GS} - V_t$$

$$400 \text{ mV} = V_{GS} - 300 \text{ mV}$$

a)

Saturation:

$$i_{DS} = \frac{1}{2} k_n' \cdot \frac{W}{L} (V_{GS} - V_t)^2$$

$$i_{DS} = 200 \mu\text{A}$$

$$V_{ov} = V_{GS} - V_t = 400 \text{ mV}$$

$$k_n' = 100 \frac{\mu\text{A}}{\text{V}^2}$$

$$200 \mu\text{A} = \frac{1}{2} \cdot 100 \frac{\mu\text{A}}{\text{V}^2} \cdot \frac{W}{L} \cdot (0.4)^2 \text{ V}^2$$

$$200 \mu\text{A} = 8 \mu\text{A} \cdot \frac{W}{L}$$

$$\boxed{\frac{W}{L} = 25}$$

b)

Saturation $V_{DS} \geq V_{ov}$

$$V_{DD} = 2 \text{ V}$$

V_{DS} at least need to be V_{ov} , so $V_{DS} = 0.4 \text{ V}$



$$\textcircled{1} \quad V_{DS} = V_{DD} - I_{DS}R$$

$$\textcircled{2} \quad I_{DS} = \frac{1}{2} \cdot 100 \cdot 25 \cdot 0.4^2 \\ = 200 \mu\text{A}$$

Find minimum current to be in Sat

$$\textcircled{3} \quad V_{DS} = 2 - 200 \cdot 10^{-6} \cdot R$$

$$0.4 = 2 - 200 \cdot 10^{-6} \cdot R$$

$$1.6 = 200 \cdot 10^{-6} \cdot R$$

$$R = 8000 \Omega = \boxed{8 \text{ k } \Omega}$$

b) Based on the equation ① , and assuming the current is the same.

$$V_{OS} = 2 \cdot 200 \mu A \cdot R \rightarrow R \uparrow \rightarrow V_{OS} \downarrow$$

Then transistor will no longer be in the saturation region because $V_{OS} \leq V_{ov}$. The transistor will be in triode region

$$c) A_v = \frac{V_{out}}{V_{in}} = - \frac{2 I_D}{V_{ov}} \cdot R_D$$


$$= - \frac{2 \cdot 200 \mu}{0.4} \cdot 8000$$

$$= \boxed{-8}$$

2. NMOS Cascade Amplifier [10 pts]

Consider the circuit shown below. Use $V_{GS} = 500 \text{ mV}$, $V_{DS} = 5 \text{ V}$, and $k_n' = 50 \mu\text{A}/V^2$ for all calculations.

- For what range of V_1 will both M_1 and M_2 be in saturation? Assume $W/L = 30$ and $R = 6 \text{ k}\Omega$.
- Given that $V_1 = V_x = V_{GS}/2$ (i.e., the scaling of devices and choice of R values made this happen), find a generalized expression for the per-stage small-signal gain. (Note: This is a special case for identical W/L for both devices).



$$k_n' = 50 \frac{\mu\text{A}}{V^2}$$

$$\frac{W}{L} = 30$$

$$V_{DD} = 5 \text{ V}$$

$$R = 6 \text{ k}\Omega$$

$$V_{TO} = 500 \text{ mV}$$

a) In saturation, $i_{DS} = \frac{1}{2} k_n' \cdot \frac{W}{L} \cdot (V_{GS} - V_T)^2$, $V_{DS} \geq V_{DD}$

$$V_{GS1} = V_1 \quad V_{GS2} = V_x = V_{DD} - i_{DS1} \cdot R \\ = 5 - i_{DS1} \cdot 6000$$

$$M_1: V_{DS1} = V_{GS} - V_T = V_1 - 0.5 = V_x = V_{DV1}$$

$$M_2: V_{DS2} = V_x - 0.5 = V_1 - 1 = V_{DV2} = V_0$$

$$i_{DS1} = \frac{1}{2} \cdot 50 \cdot 30 \cdot (V_1 - 0.5)^2 = 750 (V_1 - 0.5)^2 \cdot 10^{-6}$$

$$i_{DS2} = \frac{1}{2} \cdot 50 \cdot 30 \cdot (V_1 - 1)^2 = 750 (V_1 - 1)^2 \cdot 10^{-6}$$

$$\textcircled{1} \quad i_{DS1} = \frac{5 - V_x}{6000} = \frac{5 - (V_1 - 0.5)}{6000} = 750 (V_1 - 0.5)^2 \cdot 10^{-6}$$

$$\textcircled{2} \quad i_{DS2} = \frac{5 - V_0}{6000} = \frac{5 - (V_1 - 1)}{6000} = 750 (V_1 - 1)^2 \cdot 10^{-6}$$

$$\textcircled{1} \quad i_{DS1}: \text{solved by symbolab} \Rightarrow V_1 = 1.448 \text{ V or } -0.67 \text{ V}$$

$$\textcircled{2} \quad i_{DS2}: \text{solved by symbolab} \Rightarrow V_1 = 1.948 \text{ V or } -0.17 \text{ V}$$

$$SD \quad 1.448 \text{ V} \leq V_1 \leq 1.948 \text{ V}$$

$$b) V_I = V_X = V_{DD}/2 = 2.5 \quad V_{DS} = 2.5 > V_I - 0.5$$

For M_1 : $V_X = V_{out}$, $V_I = V_{in}$

$$A_V = \frac{dV_{out}}{dV_{in}} = \frac{d}{dV_{in}} \left(V_{DD} - \frac{1}{2} k_n' \cdot \frac{W}{L} \cdot (V_{in} - V_{to})^2 \cdot R \right)$$
$$= -k_n' \cdot \frac{W}{L} \cdot (V_I - V_{to}) \cdot R$$

$$A_{V_1} = -k_n' \cdot \frac{W}{L} \cdot (V_I - V_{to}) \cdot R$$

For M_2 : $V_X = V_{in}$ $V_o = V_{out}$


$$A_{V_2} = \frac{dV_{out}}{dV_{in}} = \frac{d}{dV_{in}} \left(V_{DD} - \frac{1}{2} k_n' \cdot \frac{W}{L} (V_{in} - V_{to})^2 \cdot R \right)$$
$$= -k_n' \cdot \frac{W}{L} \cdot (V_X - V_{to}) \cdot R$$

$$A_{V_2} = -k_n' \cdot \frac{W}{L} \cdot (V_X - V_{to}) \cdot R$$


3. Linearity [15 pts]

Consider the amplifier shown below. Assume a supply voltage of 2.5 V, a bias current of 100 μ A, a load resistance of 10 k Ω , $V_0 = 500$ mV, and $k'_n = 50 \mu\text{A}/\text{V}^2$.

- a) What is the maximum possible small-signal gain? Find the corresponding W/L , V_t and DC operating point (i.e., all node voltages and branch currents) if $V_{OV(\min)} = 150$ mV and $W/L_{(max)} = 32$. (Note: The W/L ratio is restricted to be an integer.)
- b) The second- and higher-order terms in the gain expression are known as distortion. (Obviously, you cannot neglect this in this problem...) Redesign the circuit such that for $v_i = 50$ mV, the distortion term is less than 3.5%. (Hint: Take the ratio of the second-order and linear terms.) Your circuit must still meet the constraints imposed in part (a). Recalculate the W/L , V_t , DC operating point, and small-signal gain.



$$V_{DD} = 2.5$$

$$I_D = 100 \mu\text{A}$$

$$R = 10 \text{ k}\Omega$$

$$V_{t0} = 500 \text{ mV}$$

$$k'_n = 50 \mu\text{A} \frac{\text{A}}{\text{V}^2}$$

a)

$$A_v = \frac{-2I_D}{V_{OV}} \cdot R$$

Maximum small-signal gain can be get when V_{OV} is at minimum

Then,

$$A_v = \frac{-2 \cdot 100 \mu\text{A}}{150 \text{ mV}} \cdot 10 \text{ k}\Omega = -\frac{40}{3} = [-13.3]$$

Assuming $V_{OV} = 150$ mV

$$100 \mu\text{A} = \frac{1}{2} \cdot 50 \mu\text{A} \cdot \frac{W}{L} \cdot (V_I - 500 \text{ mV})$$

$$100 = 25 \frac{W}{L} \cdot 150 \text{ mV}$$

$$\frac{W}{L} = 26.6 = \frac{80}{3}$$

Assuming $\frac{W}{L} = 32$

$$100 \mu\text{A} = \frac{1}{2} \cdot 50 \mu\text{A} \cdot 32 \cdot (V_I - 500 \text{ mV})$$

$$100 = 800 V_I - 400$$

$$V_I = \frac{5}{8} = 0.625 \rightarrow V_{DV} = 0.125 \text{ mV}$$

Doesn't satisfy

So @ $V_{OV} = 150$ mV, Maximum small-signal gain is $\frac{-40}{3}$

$$\frac{W}{L} = \frac{80}{3}$$

$$V_D = V_{DD} - I_D R = 2.5 \text{ V} - 100 \mu\text{A} \cdot 10 \text{ k}\Omega = 1.5 \text{ V}$$

$$V_{OV} = V_I - 500 \text{ mV}$$

$$V_I = 650 \text{ mV}$$

$$V_D = 1.5 \text{ V}$$

$$I_D = 100 \mu\text{A}$$

b)

$$V_{out} \downarrow \\ V_o + v_o = V_{DD} - \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{ov} + v_i)^2 \cdot R$$

$$= V_{DD} - \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_I - V_{to} + v_i)^2 \cdot R$$

$$v_o = -\frac{2I_D}{V_{ov}} \cdot R \cdot v_i \left[1 + \frac{v_i}{2V_{ov}} \right] \quad \text{2nd order distortion term}$$

$$= \frac{-2I_D}{V_{ov}} \cdot R \cdot v_i - \frac{I_D \cdot R \cdot v_i^2}{V_{ov}^2}$$

$$\text{Ratio} = \frac{-\frac{I_D \cdot R \cdot v_i^2}{V_{ov}}}{-\frac{2I_D \cdot R \cdot v_i}{V_{ov}^2}} = \frac{-I_D \cdot R \cdot v_i^2}{V_{ov}} \cdot -\frac{V_{ov}^2}{2I_D \cdot R \cdot v_i} = \frac{V_{ov} \cdot v_i}{2} < 3.5\%$$

$$V_{ov} = (2 \cdot 0.035) / V_i = 1.4V$$

$$\textcircled{a} V_{ov} = 1.4V$$

$$100u = \frac{1}{2} \cdot 50u \cdot \frac{W}{L} \cdot 1.4^2$$

$\frac{W}{L} = \frac{100}{49}$

$$V_I = V_{ov} + V_t = 1.4 + 500m = \boxed{1.9}$$

$$A_v = \frac{-2I_D}{V_{ov}} \cdot R = \frac{-200u}{1.4} \cdot 10k = \boxed{\frac{-10}{7}}$$


$$V_{DS} = V_{DD} - I_D \cdot R = 2.5 - 100u \cdot 10k$$

$= 1.5V$

4. PMOS Load [20 pts]

Consider the circuit shown below where the resistor in the previous circuit has been replaced with a PMOS. Assume $k'_p = 80 \mu A/V^2$, $k'_p = 40 \mu A/V^2$, $|V_{th}| = 400 mV$, $V_{DD} = 5.5 V$, $W/L = 1/4$, and $\lambda = 0.1 \text{ V}$. (Note: The last three parameters are the same for both NMOS and PMOS devices.)

- For $V_{BP} = 4.5 V$ and $V_0 = \{0, 1.0, 2.0, 3.0, 4.0, 4.5, 4.8, 4.9, 5.1, 5.2, 5.35 \text{ and } 5.5\} V$, compute I_D .
- Sketch I_D vs. V_0 from part (a).
- Repeat parts (a) and (b) for $V_{BP} = 3.5 V$.
- For a bias point of $V_0 = 3.5 V$, use the two adjacent values computed in (a) to construct an equivalent circuit model with a current source (I_{EQ}) and load resistor (R_{EQ}) for the PMOS transistor. One node of the resistor is connected to V_0 and the other a bias voltage, V_b chosen such that no current flows through the resistor.



$$I_D = k'_p \frac{W}{L} \left(V_{OV} v_{SD} - \frac{1}{2} v_{SD}^2 \right)$$

$$I_D = \frac{1}{2} k'_p \frac{W}{L} V_{OV}^2 (1 + \lambda v_{SD})$$

$$V_{SG} = V_s - V_g = 5.5 - 4.5 \\ = 1 V$$

a) ^{PMOS:} $V_{BP} = V_{SG} = 4.5 V$ $V_{BV} = V_{SG} - |V_{TO}| = 1 - 0.4 = 0.6 V$

$$V_0 = 0 V \quad V_{SD} = V_s - V_D = 5.5 - V_0 = 5.5 V$$

$$I_D = \frac{1}{2} \cdot 40 \mu A \cdot \frac{1}{4} \cdot 0.6^2 \cdot (1 + 0.1 \cdot 5.5) = 2.79 \mu A$$

$$V_0 = 1 V \quad V_{SD} = 4.5 V, \quad I_D = 2.61 \mu A$$

$$V_0 = 2 V \quad V_{SD} = 3.5 V, \quad I_D = 2.43 \mu A$$

$$V_0 = 3 V \quad V_{SD} = 2.5 V \quad I_D = 2.25 \mu A$$

$$V_0 = 4 V \quad V_{SD} = 1.5 V \quad I_D = 2.07 \mu A$$

$$V_0 = 4.5 V \quad V_{SD} = 1 V \quad I_D = 1.98 \mu A$$

$$V_0 = 4.8 V \quad V_{SD} = 0.7 V \quad I_D = 1.93 \mu A$$

$$V_0 = 4.9 V \quad V_{SD} = 0.6 V \quad I_D = 1.91 \mu A$$

$$V_0 = 5.1 V \quad V_{SD} = 0.4 V \quad I_D = 1.6 \mu A$$

$$V_0 = 5.2 V \quad V_{SD} = 0.3 V \quad I_D = 1.35 \mu A$$


$$V_0 = 5.35 V \quad V_{SD} = 0.15 V \quad I_D = 0.79 \mu A$$

$$V_0 = 5.5 V \quad V_{SD} = 0 V \quad I_D = 0 \mu A$$

Sat
region

Linear
region

b)




$$c) V_{GP} = 3.5 \text{ V}$$


$$V_{SG} = V_S - V_G = 5.5 - 3.5 = 2 \text{ V}$$

$$V_{OV,p} = V_{SG} - |V_{to}| = 2 - 0.4 = 1.6$$

	$V_O \text{ (v)}$	$V_{SD} \text{ (v)}$	$I_D \text{ (uA)}$
Saturation $V_{SO} < V_{OV}$ Triode region	0	5.5	19.84
	1	4.5	18.56
	2	3.5	17.28
	3	2.5	16
	4	1.5	12.75
	4.5	1	11
	4.8	0.7	8.75
	4.9	0.6	7.8
	5.1	0.4	5.6
	5.2	0.3	4.35
	5.35	0.15	2.29
	5.5	0	0

Plot:





$$\text{For } V_0 = 3.5 \text{ V. } I_D = \frac{2.25u + 2.07u}{2} = 2.16 \mu \text{A}$$

$$\text{So } I_{EQ} = 2.16 \mu \text{A}$$

Since no current flows through the resistor,
 $V_B = V_0 = 3.5 \text{ V}$

$$I_{tot} = I_1 + I_{EQ} = 0 + 2.16 \mu \text{A} = 2.16 \mu \text{A}$$



Based on Part A

$$R_{EQ} = \frac{\Delta(V_{DD} - V_0)}{\Delta I_D} = \frac{(5.5 - 4) - (5.5 - 3)}{2.07 \mu \text{A} - 2.25 \mu \text{A}}$$

$$= 5.5 \text{ M}\Omega$$

Q5


Schematic




DC Sweep

$$\text{Transient } \Delta y = S_{ou} V \quad \text{gain} = \frac{S_{ou}}{2m} = 0.025$$

AC Analyses




Sat Oct 7 10:16:36 2023 1




2

Q6
a)




I_0 vs. V_{DS}




I_0 vs. V_{GS}

b)




I_0 VS. V_{SD}



I_D VS. V_{SG}

c)



NMOS

y: I_D x: V_{GS}

$$\underbrace{I_D}_y = \sqrt{\frac{1}{2} k_n \cdot \frac{W}{L} (V_{GS} - V_t)} \cdot \underbrace{(V_{GS} - V_t)}_x$$

$$y = k x - k V_t$$

$$x = 896.4 \text{ m} \quad x = 770.4 \text{ m}$$


$$y = 14.321 \text{ m} \quad y = 11.24 \text{ m}$$

$$k = \frac{14.321 \text{ m} - 11.24 \text{ m}}{896.4 \text{ m} - 770.4 \text{ m}} = \frac{1027}{42000}$$

$$14.321 \text{ m} = \frac{1027}{42000} \cdot 896.4 \text{ m} - \frac{1027}{42000} V_t$$

$V_t = 310.7 \text{ mV}$

c) PMOS



$$V_{SG} = V_s - V_G$$

$$\underbrace{I_d}_{y} = \sqrt{\frac{1}{2} k_p \cdot \frac{W}{L} (V_s - V_t) \cdot \left(V_{SG} - V_t \right)}$$

$$y = kx - kV_t$$

$$y = k(x - V_t)$$

$$x = 835.2 \text{ m} \quad x = 669.6 \text{ m}$$

$$-1.354 = x - V_t$$

$$y = 6.1352 \quad y = 7.84 \quad \text{m}$$

$$k = \frac{7.84 - 6.1352}{669.6 - 835.2} = -0.010$$

$$6.1352 = -0.010 \cdot 835.2 + 0.010 V_t$$

$$V_{t,p} = 1.448 \text{ V}$$


d)

NMOS

From the question, $V_{DS} \ll 1$, So I plot V_{DS} sweeping

from 0 to 100 mV

And, the MOS will be in triode region



$$x = 14.2 \text{ m} \quad x = 47 \text{ m}$$

$$y = 11.73 \mu \text{m} \quad y = 37.402 \mu \text{m}$$

$$I_0 = k_n' \frac{w}{l} \left(V_{GS} V_{DS} - \frac{1}{2} V_{DS}^2 \right) \Rightarrow k = \frac{37.402 \mu \text{m} - 11.73 \mu \text{m}}{47 \text{ m} - 14.2 \text{ m}}$$

$$I_0 = k x - \frac{1}{2} x^2 = 7.827 \cdot 10^{-4}$$

since $V_{DS} \ll 1 \rightarrow$ the 2nd term ($-\frac{1}{2}x^2$) can be ignored

$$k = k_n' \cdot \frac{w}{l} (V_{GS} - V_t)$$

$$7.827 \cdot 10^{-4} = k_n' \cdot 5 \cdot (0.9 - 310.7 \text{ m})$$


$$k_n' = 2.656 \cdot 10^{-4} \text{ A/V}^2 = 265.64 \frac{\text{mA}}{\text{V}^2}$$

6d)

PMOS

Assumption is the same as PMOS

$$V_{SD} \ll |V|$$



$$x = 39.4M \quad x = 47.6M$$

$$y = -118.203t \quad y = -142.803t$$

$$I_D = k_n' \frac{W}{L} \left(V_{GS} V_{DS} - \frac{1}{2} V_{OS}^2 \right) \Rightarrow R = \frac{-142.803t - (-118.203t)}{47.6M - 39.4M}$$
$$I_D = k_n' x - \frac{1}{2} x^2$$
$$= -3 \cdot 10^{-12}$$

Since $V_{OS} \ll 1 \rightarrow$ the 2nd term ($-\frac{1}{2}x^2$) can be ignored

$$R = k_n' \cdot \frac{W}{L} (V_{GS} - V_t)$$
$$-3 \cdot 10^{-12} = k_n' \cdot 5 \cdot (0.9 - 1.448)$$

$$k_{n,p}' = 1.09 \cdot 10^{-12} \text{ A/V}^2$$


e)

$$N\text{MOS} \quad \tilde{I_D} = \sqrt{\frac{1}{2} k_n \cdot \frac{W}{L} (1 + \lambda V_{DS}) \cdot (V_{GS} - V_t)}$$


$$I_D \text{ vs. } V_{GS} \quad y = k (x - V_t)$$

$$V_t = x - \frac{y}{k}$$

$$V_{t,n} = V_{GS} - \frac{\sqrt{I_D}}{0.02445} \quad \rightarrow \text{from Part C}$$



I_D vs. V_{GS}



$V_{t,n}$ vs. $\frac{len}{W}$

N MOS

$$I_D = k_n' \frac{W}{C} (V_{GS} V_{DS} - \frac{1}{2} V_{OS}^2)$$

$$I_D = k_n' \cdot \frac{W}{C} \cdot V_{GS} \cdot V_{DS} - \frac{1}{2} k_n' \frac{W}{C} V_{OS}^2$$

Assuming $V_{OS} \ll 1V$

Ignore the 2nd term


$$k_n' = \frac{I_D}{\frac{W}{C} \cdot (V_{GS} \cdot V_{DS}) \cdot V_{OS}} = \frac{I_D}{5 \cdot (0.9 - 0.3107) \cdot V_{OS}}$$

(IS("TN1/D") / (5 * (0.9 - 0.3107) * VS("VDS")))

Name len

...(0.9 - 0.3107) * VS("VDS"))	
...(-0.9 - 0.3107) * VS("VDS"))	1.8e-7
...(-0.9 - 0.3107) * VS("VDS"))	2.162e-6
...(-0.9 - 0.3107) * VS("VDS"))	4.144e-6
...(-0.9 - 0.3107) * VS("VDS"))	6.126e-6
...(-0.9 - 0.3107) * VS("VDS"))	8.108e-6
...(-0.9 - 0.3107) * VS("VDS"))	1.009e-5
...(-0.9 - 0.3107) * VS("VDS"))	1.2072e-5
...(-0.9 - 0.3107) * VS("VDS"))	1.4054e-5
...(-0.9 - 0.3107) * VS("VDS"))	1.6036e-5
...(-0.9 - 0.3107) * VS("VDS"))	1.8018e-5
...(-0.9 - 0.3107) * VS("VDS"))	2e-5

Sun Oct 8 11:18:10 2023 1



k_n' vs. V_{DS}


(IS("TN1/D") / (5 * (0.9 - 0.3107) * VS("VDS")))

Name

... - 0.3107) * VS("VDS"))

Mon Oct 9 16:57:54
2023

1



k_n' vs. len
 u vs u

V_{DS} @ 10mV

6e)

PMOS



$$\sqrt{I_D} = \sqrt{\frac{1}{2} k_n \cdot \frac{W}{L} (V_{GS} - V_t) \cdot (V_{GS} - V_t)}$$

$$y = k (x - V_t)$$

$$V_t = x - \frac{y}{k}$$

$$V_{t,p} = V_{SG} - \frac{\sqrt{I_D}}{0.01}$$

→ from Part C

 $V_{t,p}$ vs. V_{SG}  $V_{t,p}$ vs. l_p (u)

PMOS

k'_p


$$I_D = k'_p \frac{W}{L} \left(V_{GS} V_{SD} - \frac{1}{2} V_{SD}^2 \right)$$

$$I_D = k' p \cdot x - \frac{1}{2} x^2$$


Assuming $V_{DS} \ll 1V$

Ignore the 2nd term

$$k'_p = \frac{I_D}{\frac{W}{L} \cdot (V_{GS} V_t) \cdot V_{SD}} = \frac{I_D}{5 \cdot (0.9 - 1.448) \cdot V_{SD}}$$



k'_p VS. V_{SD}



k'_p vs. len
 $\frac{A}{V^2} (p) (\mu m)$

V_{SD} @
 10mV

6E Conclusion

Beyond l_{um} , we can tell from all the plots above, we can get a more consistent behavior of $k'_{n,p}$ and $V_{th,n,p}$.

For both NMOS and PMOS, V_{th} is higher at $0.18\mu m$ which cause the device hard to turn on, hard to conduct at lower V_t . And this decrease how much current we can get from the MOS.

$k'_{n,p}$ is the lowest at $0.18\mu m$. This affects how much current we can get as well.

In conclusion, at $0.18\mu m$, the current we can get is lower than the MOS which has channel length $> 1\mu m$.