


Carry Generation and Propagation



Relation	Unsigned Comparison	Signed Comparison
$A = B$	Z	Z
$A \neq B$	\bar{Z}	\bar{Z}
$A < B$	$C \cdot \bar{Z}$	$\bar{S} \cdot \bar{Z}$
$A > B$	\bar{C}	S
$A \leq B$	C	\bar{S}
$A \geq B$	$\bar{C} + Z$	$S + Z$




FIGURE 11.46 Equality comparator




FIGURE 11.53 3-bit ring and Johnson counters

TABLE 11.6 Johnson counter sequence

Cycle	Q_0	Q_1	Q_2	TC
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	0	1	1	0
5	0	0	1	1
6	0	0	0	0

Repeats forever

Logical Shift:

- Shifts number left or right and fills with 0's
- 1011 LSR 1 = 0101 1011 LSL 1 = 0110

Arithmetic Shift:

- Shifts number left or right. Rt shift sign extends
- 1011 ASR 1 = 1101 1011 ASL 1 = 0110
- ASR of negative number remains negative (divide by power of 2)
- ASL = LSL (both stuff 0s in from the right/LSB side)

Rotate:

- Shifts number left or right and fills with lost bits
- 1011 ROR 1 = 1101 1011 ROL 1 = 0111




FIGURE 11.59 Static 2-input XOR designs

X marks the spot -- positions of XORs

p1, p2, p4, and p8 provide SEC; global parity p0 extends this to DED
Note positions and names of parity bits (always powers of 2 -- we'll see why)

Bit position	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Encoded data bits	p1	p2	d1	p4	d2	d3	d4	p8	d5	d6	d7	d8	d9	d10	d11
Parity bit coverage	p1	p2	p4	p8											

p0 X X X X X X X X X X X X X X X X

9.24 NAND strategy Roll UP

9.24 Sketch a 3-input symmetric NAND gate. Show the currents as that the pull-up is four times as strong as the net worst-case pull-down. Label the transistor widths. Estimate the rising, falling, and average signal delays. How do they compare to a static CMOS 3-input NAND gate?

① $I_p = 4 I_N$ $\frac{W_u}{W_d} = 2$

② $I_p = I_N + I$ $I_p = \frac{4}{3} I_N + I$ $I_N = \frac{1}{3} I \Rightarrow \frac{W_u}{W_d} = \frac{4}{3}$

③ $I_p = \frac{4}{3} I$ $I_N = \frac{1}{3} I \Rightarrow \frac{W_u}{W_d} = \frac{4}{3}$

④ Roll down strength $\frac{1}{3} I + \frac{1}{3} I = \frac{2}{3} I$ $P = \frac{N}{\frac{4}{3} \cdot \frac{2}{3}}$

⑤ Roll up $\frac{1}{2} \cdot \frac{2}{3} - \frac{1}{3} = I$ $g_u = \frac{4}{3} \cdot \frac{1}{3} = 1$

9.21 Sketch a 3-input symmetric NOR gate. Show the currents so that the pull-up is four times as strong as the net worst-case pull-down. Label the transistor widths. Estimate the rising, falling, and average signal delays. How do they compare to a static CMOS 3-input NOR gate?

NOR is a stronger pull down


① $I_N = I_p + I$ $I_N = 4 I_p$ $\frac{W_u}{W_d} = 4$

② $I_N = I_p + I$ $I_N = 4 I_p$ $\frac{W_u}{W_d} = 4$

③ Pull up Current $I = 3 \cdot (\frac{1}{3} \cdot \frac{1}{3}) = \frac{1}{3}$ $g_{up} = \frac{10}{9}$

④ Pull down Current $I = \frac{4}{3} \cdot (\frac{1}{3} \cdot \frac{1}{3} + \frac{1}{3} \cdot \frac{1}{3}) = I$ $\frac{4}{3} \cdot \frac{1}{3} + \frac{1}{3} \cdot \frac{1}{3} = \frac{5}{9}$

standard xor/xnor circuit in CMOS



7.4

15,11

31,26

Transmitted Bits: 1 0 1 0 0 1 0

Received Bits: 1 1 1 0 0 1 0

C_3 C_2 C_1

C_1 3 5 7 and $P_1 = 0 \oplus 1 \oplus 1 = 0$

C_2 3 6 7 and $P_2 = 0 \oplus 1 \oplus 1 \oplus 1 = 1$

C_3 5 6 7 and $P_3 = 1 \oplus 1 \oplus 1 \oplus 0 = 1$

$C_3 C_2 C_1 = 6$

Extended Hamming Code: (Detect 2 errors and correct 1 error)

P D₄ D₃ D₂ P₃ D₁ P₂ P₁

8 7 6 5 4 3 2 1


Hamming Code for 7 bits: 1 0 1 0 0 1 0

Extended Hamming Code: 1 1 0 1 0 0 1 0 Even Parity


One Error: Received Bits: 1 1 1 0 0 1 0 Odd Parity $C_3 C_2 C_1$ not zero

Two Error: 1 1 1 0 0 1 0 Even Parity $C_3 C_2 C_1$ not zero


Error in P: 1 0 1 0 0 1 0 Odd Parity $C_3 C_2 C_1$ zero



(a) Complementary static logic gates using SG FinFETs




(b) Compact complementary static logic gates using dual- V_{DD} IG FinFETs



Gate type	Logical effort	Formula	$n = 2$ $\gamma = 2$	$n = 3$ $\gamma = 2$	$n = 4$ $\gamma = 2$
NAND	total	$\frac{n(n+1)}{1+\gamma}$	8/3	5	8
	per input	$\frac{n+1}{1+\gamma}$	4/3	5/3	2
NOR	total	$\frac{n(1+\gamma)}{1+\gamma}$	10/3	7	12
	per input	$\frac{1+\gamma}{1+\gamma}$	5/3	7/3	3
multiplexer	total	$4n$	8	12	16
	d_{equiv}	2.2	2.2	2.2	2.2
XOR, XNOR, parity (symmetric)	total	$n^2 2^{n-1}$	8	36	128
	per bundle	$n 2^{n-1}$	4	12	32
XOR, XNOR, parity (asymmetric)	total		8	24	48
	per bundle		4.4	6.12, 6	8, 16, 16, 8
majority (symmetric)	total			12	4
	per input			4	
majority (asymmetric)	total			10	
	per input			4.4, 2	
C-element	total	n^2	4	9	16
	per input	n	2	3	4
latch (dynamic)	total	4			
	d_{equiv}	2.2			
upper bounds	total	$\frac{n^2 2^{n-1}}{1+\gamma}$	32/3	48	512/3
	per bundle	$\frac{n 2^{n-1}}{1+\gamma}$	16/3	16	128/3

Table 4.1: Summary of calculations of the logical effort of logic gates.



SG-mode NAND

IG-mode NAND

LP-mode NAND

IG/LP-mode NAND

pull up bias voltage

pull down bias voltage

pull up

pull down

Predecoders

1-of-4-Hot Predecoded Lines

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15

word0

word1

word2

word3

word15



word0

word1

word2

8-to-3 encoder [edit]

Truth Table								Output		
Input										
i ₇	i ₆	i ₅	i ₄	i ₃	i ₂	i ₁	i ₀	O ₂	O ₁	O ₀
0	0	0	0	0	0	0	0		x	
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1



A truth table of a single bit 4-to-2 priority encoder is shown, where the inputs are shown in decreasing order of priority left-to-right, and "x" indicates a *don't care term* - i.e. any input value there yields the same output since it is superseded by a higher-priority input. The (usually-included) "v" output indicates if the input is valid.

4 to 2 Priority Encoder						
Input				Output		
i ₃	i ₂	i ₁	i ₀	O ₁	O ₀	v
0	0	0	0	x		0
0	0	0	1	0	0	1
0	0	1	x	0	1	1
0	1	x	x	1	0	1
1	x	x	x	1	1	1