ECE260A Lab2 Chengming Li A59026442 ee260afa23cq

1. Optimal Delay


- a. F = GBH, H = Cout/Cin = 500f/1f*(0.09+0.135) = 2222.2Given fastest path when effort delays are about 4 Best # of stages = log $4(2222.2) \sim 6$
- b. It should offer the same equal rise and fall propagation delays, because we are using unit inverter, which gives us the same equal rise and fall time.

C.

N	f	tpdf(s	tpdr(s	tpd(s)	Powe r(W)	PDP(W*s)	EDP(J*s)
1	2222. 2	6.482 n	6.382 n	6.40n	19.9u	1.27e -13	8.15e -22
2	47.14	174.6	183.5 p	208.3 p	54.6u	1.137 e-14	2.37e -24
3	13.05	52p	54.17 p	105.7 p	63.81 u	6.74f	7.13e -25
4	6.866	30.88 p	33.12 p	86.45 p	77.86 u	6.96f	6.02e -25
5	4.67	26.17 p	29.66 p	85.9p	101.6 u	8.73f	7.5*e -25
6	3.612	28.93 p	30.98 p	91.92 p	141.9 u	1.3e- 14	1.2*e -24

N = 5 will be the one I use, because it gives the lowest delay as shown in the table. This is not the same as my answer in

part a). Because the answer from part a) is an ideal model, which didn't take into account the effects of a nonideal case.



2. A Complex gate

- a. Yes, \sim ((ABCD)+E)
- b. Yes, since both circuits have the same transistors' size
- c. ABCDE = 1, Req = 7.5k
- d. input patterns (A–E) give the lowest output resistance when the output is high: ABCDE = 0; Req = 9.375k; worst-case output resistance when the output is high: 15k
- e. Best case: plh = 1.125ns, phl = 0.9ns Worst case: 1.8ns
- f. Circuit B is better

Because Input E will be the last input to arrive, In the pull up case, all the other inputs get a chance to charge and wait for E to come in. Comparing to Circuit A, all the other inputs can' charge until arrival of E


Body effects will increase the Vt. In the circuit A, ABCD's body connect to the Drain of PMOS E, and because of the body effect, it slows down the conduction of 4 Transistors compared to the conduction of 1 Transistor in Circuit B

g. Slowest tplh happens when
Previous Input ABCDE = 11110
Current Input ABCDE = 11100

As A and D are the two farthest nodes from VDD, the longer distance also contributes to the increase of parasitic Capacitance. And the slowest path occurs when the farthest node switches last.

Slowest tphl happens when Previous Input ABCDE = 11100 Current Input ABCDE = 11110 Longest Path happens when outer transistor switches last. And the other transistor can't discharge until the outer transistor is connected to the GND

h. It matches what I got from part g)



	A	В	С	D	E	F	G	Н	1	J	К	L	M	N	0
1	ee260afa23cq	ChengmingLi	11/16/2023	4:34 PM											
2															
3			Init Condition						Curr Condition				Pull Up		Pulldown
4	Pull Up														
5	Α	В	C	D	E		A	В	C	D	E				
6	1	1	1	1	0		0	1	1	1	0		10.11ps	,	- 6
7	1	1	1	1	0		1	1	1	0	0		16.52ps	- 360	west
8	1	1	1	0	1		1	1	1	0	0		10.8ps		
9	0	1	1	1	1		0	1	1	1	0		4.647ps		
10															
11															
12	Pull Down														
13	1	1	1	0	0		1	1	1	1	0		slowest		11.45ps
14	1	1	1	0	0		1	1	1	0	1				7.841ps
15	0	1	1	1	0		1	1	1	1	0				7.366p
16															
17															
18															
19															
20															

Hand Analysis
Q2 Q3 Q4

Q) Yes, (ABCD) + E

b) Yes, since both circuits have the same transistors 'size

C) sizeing
$$\frac{P}{N} = \frac{3}{1}$$

The Worst Pulldown is ABCD = 0 E=1 = 15k Worse Pullup is

A BCD = 011 | E = 0 \frac{3R}{6} + \frac{3R}{6} = R = 15 k

Give the lowest output resistance when output is low

Req = R 11 R = \(\frac{1}{2}R = \frac{7.5}{2}R \)

d) Worst Pullup is
$$RBCD = 0111 \quad E = 0 \quad \frac{3R}{6} + \frac{3R}{6} = R = 15 \text{ K}$$

Give the lowest origon resistan when output is High

ABCOE: D

Best cose PLh = Rout · CL = 9.375 K · 120 f = 1.125 ns Pnl= 7.5 K. 120 = 0.9n5 Worst Case Pin=Phi= 15k.120f = 1.8ns Circuit B is better Because Input E will be the last input to arrive,
In the public case, all the other inputs get chance to change
and waiting for E to come in
Compared t Circuit A, all the other inputs can't change before arrivia of E Body Effects will increase the VT (threshold voltage)
In the circuit R, ABCD's body connect to the Drain of PMOSE.
and because of the body effect, it slows down the conduction of
4 Transistors compared to 1 transistor in Circuit B

Slowest tplh (poll Up) happens when

	pre) (bu	5	Input	
A	В	L	D	Ē	ABCOE
١	ı	(ſ	0	11100

As A or D are the two forthest node from Voo, the longer distance also contribute to the increase of parasitic Capacitonce.

And the slowest path occurs when the forthese node switches cost.

Slowest tphe (Pull down)

Previous Input

Correct Input

RBCDE

IIIDO IIIIO

Longest Path happens when outer transistor switches Cost.

And the other transistor can't discharge until outer transistor is connected to GNO

Problem 3. Hand Analysis

Consider three designs of a 6-input AND gate shows in the following figure. Derive an expression for the delay of each path if the path electrical effort is H. What design is fastest for H=1? H=10? H=25?

$$\overline{A} \cdot \overline{B} = \overline{A + G} \qquad \overline{A} \cdot \overline{G} \cdot \overline{C}$$

$$(a) \qquad (b) \qquad (c) \qquad (d)$$

b)

a)
$$F=G \cdot B \cdot H$$
 $B=1$ $H=1$

H

c)
$$G = \frac{4}{3} \cdot \frac{7}{3}$$

$$F = \left(\frac{20}{9}H\right)^{\frac{1}{4}}$$

G= 3.1.4.1

3=1


2: Size Assuming

			Н		
20		1	10	25	
21	a	10.26598632	17.32795559	23.32993162	
22	b	8.333333333	15.54092553	21.66666667	
23	С	8.527668415	16.15546702	22.63834207	
24	d	11.88378867	15.68474083	17.92048345	
25					
26	MinDelay	8.333333333	15.54092553	17.92048345	
27		b	b	d	
8					
0					
-1		\ <u>\</u>		\bigvee	
4	ostest	b)	,V,	ď.)	

04

Problem 4.Hand Analysis

Optimize the circuit in the figure below to obtain the least delay along the path from A to B when the electrical effort of the path is 4.5.



H = 4.5

$$F = G GH \frac{yty}{y} = 2 \frac{zt^{2}t^{2}}{z} = 3$$

$$> (\frac{x}{3} \cdot \frac{x}{3} \cdot \frac{4}{3}) \cdot (2 \cdot 3) \cdot 4 \cdot 5$$

$$= \frac{64}{27} \cdot 6 \cdot 4 \cdot 5 = 64$$

Best stage effort
$$\hat{f} = (b4)^{\frac{1}{3}} = 4$$

Stages
$$2 = \frac{4.50 \cdot \frac{4}{5}}{4} = 1.50$$

$$y = \frac{1.5 \text{ Cx} \cdot \frac{3}{3}}{4} = 1.5 \text{ C}$$

$$C = \frac{1.50 \times 2.\frac{4}{3}}{4} = \frac{40}{4} = 0$$