



IDLE: does nothing (waits for a cache miss in either instruction or data cache)

read pmem: waits for either inst_pmem_read or data_pmem_read then retrieves from physical memory. It will service the instruction memory request before data memory request if both read signals are high. Then when pmem_resp is 1, it will set either inst_mem_resp or data_mem_resp to 1 depending on what it just read.

write_pmem: waits for data_pmem_write then writes to physical memory. Once pmem_resp is 1, it will set data_pmem_resp to 1

```
Read logic:
                                                       Write logic:
                                                                                                                   if(state == read_pmem) {
ARBITER DATAPATH
                                                       if(state == write pmem) {
                                                                                                                       if(inst pmem read){
                                                            if(pmem resp){
                                                                                                                            pmem addr = inst pmem addr
                                                                data pmem resp = 1
                                                                                                                            pmem read = 1
                                                           }else{
                                                                                                                       }else{
                                                                pmem addr = data pmem address
                                                                                                                            pmem addr = data pmem addr
                                                                pmem write = 1
                                                                                                                            pmem read = 1
                                                                pmem wdata = data pmem wdata
                                                                                                                       if(pmem resp){
                                                       }
  ARBITER CONTROL
                                                                                                                            next state = idle
                                                                                                                            if(inst pmem read){
                                                                                                                                inst pmem rdata = pmem rdata
                                                                                                                                inst pmem resp = 1
  data_pmem_write
                                                                                                                                data pmem rdata = pmem rdata
                                                                                                                                data pmem resp 1
                                                    Idle Logic:
                                                    if(state == idle) {
                                                           if(inst pmem read || data pmem read) && !data pmem write){
                                                           next state = read pmem
                                                           }else if(data pmem write){
                                                               next state = write pmem
  inst_pme
                                                           }else{
                                                               next state = idle
```

