## CPUreg.inc

```
2
 3
                                   CPUreg.inc
   ;
                              CPU Register Constants
 4
                                   Include File
 5
 6
 7
   8
 9
   ; This file contains the constants for the CPU control registers for the TI
   ; CC2652 microcontroller.
10
11
12
   ; References: CC13×2, CC26×2 SimpleLink™ Wireless MCU Technical Reference Manual
                https://www.ti.com/lit/ug/swcu185g/swcu185g.pdf?ts=1761608306803
13
14
15
   ; Revision History:
16
        2/17/22 Glen George
                                 initial revision
  ;
        11/05/23 Glen George
                                 updated style and comments
17
        10/30/25 Steven Lei
                                 add references to manual
18
19
20
21
   ; base addresses
22
       table 3.1, pg 319
23 PRCM_BASE_ADDR
                            0×40082000
                                        ;power/reset/clock module registers
                     .equ
24
   SCS_BASE_ADDR
                            0×E000E000
                                        ;core system control space registers
                     .equ
25
26
27
   ; register offsets
28
29
30
   ; SCS - system control space registers
31
32 NVIC_ISER0
                                        ;interrupt set enable (irq 0-31)
                            0×0100
                     .equ
33 NVIC ISER1
                            0×0104
                                        ;interrupt set enable (irg 32-63)
                     .equ
34
   VTOR OFF
                     .equ
                            0×0D08
                                        ;vector table offset register
35
   CCR_OFF
                            0×0D14
                                        ; configuration control register
                     .equ
36
37
   ; PRCM - power/reset/clock module registers
38
       table 7.27, pg 548
39
40
                            0×012C
41 PDCTL0 OFF
                                        ;power domain control register 0
                     .equ
   PDCTL1_OFF
                                        ;power domain control register 1
42
                     .equ
                            0×017C
                                        ;power domain status register 0
43 PDSTAT0_OFF
                            0×0140
                     .equ
44 PDSTAT1 OFF
                                        ;power domain status register 1
                     .equ
                            0×0194
45
46 CLKLOADCTL OFF
                                        ;load PRCM settings to CLKCTRL domain
                     .equ
                            0×0028
47
   GPIOCLKGR_OFF
                            0×0048
                                        ;GPIO clock gate settings
                     .equ
```

1 of 3

```
48 GPTCLKGR_OFF
                       .equ
                               0×0054
                                            ;GPT clock gate settings
49
   GPTCLKDIV OFF
                                            ;GPT clock divisor register
                       .equ
                               0×00CC
50
51
52
53
   ; register bit and value definitions
54
55
   ; CCR - configuration control register
56
57
   STACK ALIGN 4
                               0×00000000
                                            ;keep stack on 4 byte alignment
                       .equ
58
   STACK_ALIGN_8
                               0×00000100
                                            ;keep stack on 8 byte alignment
                       .equ
59
60
   ; PDCTL0 - power domain control register 0
61
62
       sec 7.8.2.46, pg 598
63
   PD_PERIPH_EN
                               0×00000004
                                            ;enable power to peripheral domain
64
                       .equ
   PD SERIAL EN
                                            ;enable power to serial domain
65
                       .equ
                               0×00000002
66 PD RFC EN
                               0×00000001
                                            ;enable power to RF core domain
                       .equ
67
68
                    - power domain status register 0
69
   ; PDSTAT0
70
       sec 7.8.2.50, pg 602
71
                                            ;status of peripheral power domain
72 PD_PERIPH_STAT
                       .equ
                               0×00000004
73
   PD_SERIAL_STAT
                                            ;status of serial power domain
                       .equ
                               0×00000002
74
   PD RFC STAT
                               0×00000001
                                            ;status of RF core power domain
                       .equ
75
76
77
   ; CLKLOADCTL - load PRCM settings to CLKCTRL domain
78
79 CLKLOADCTL_LD
                                            ;load CLKCTL power domain
                               0×00000001
                       .equ
   CLKLOADCTL STAT
                                            ;status of CLKCLK power domain load
80
                       .equ
                               0×00000002
81
82
83
   ; GPIOCLKGR - GPIO clock gate settings
84
85
   GPIOCLK EN
                               0×00000001
                                            ;enable GPIO clock in run mode
                       .equ
   GPIOCLK ON
                                            ;force GPIO clock on in all modes
86
                       .equ
                               0×00000100
87
88
89
   ; GPTCLKGR - GPT clock gate settings
90
91 GPTCLK EN
                               0×0000000F
                                            ;enable all GPT clocks in run mode
                       .equ
92
   GPT0CLK_EN
                       .equ
                               0×00000001
                                            ;enable GPT0 clock in run mode
93 GPT1CLK_EN
                               0×00000002
                                            ;enable GPT1 clock in run mode
                       .equ
                                            ;enable GPT2 clock in run mode
94 GPT2CLK_EN
                       .equ
                               0×00000004
95 GPT3CLK_EN
                       .equ
                               0×00000008
                                            ;enable GPT3 clock in run mode
96 GPTCLK ON
                               0×00000F00
                                            ;force all GPT clocks on in all modes
                       .equ
```

```
;force GPT0 clock on in all modes
97 GPT0CLK_ON
                        .equ
                                0×00000100
    GPT1CLK ON
                                             ;force GPT1 clock on in all modes
98
                                0×00000200
                        .equ
99
    GPT2CLK ON
                                0×00000400
                                             ;force GPT2 clock on in all modes
                        .equ
100
    GPT3CLK ON
                                0×00000800
                                             ;force GPT3 clock on in all modes
                        .equ
101
102
    ; GPTCLKDIV - GPT clock divisor register
103
104
105
    GPTCLKDIV_1
                        .equ
                                0×00000000
                                             ;divide GPT incoming clock by 1
    GPTCLKDIV_2
                                             ;divide GPT incoming clock by 2
106
                        .equ
                                0×00000001
107
    GPTCLKDIV_4
                        .equ
                                0×00000002
                                             ;divide GPT incoming clock by 4
108
    GPTCLKDIV 8
                        .equ
                                0×00000003
                                             ;divide GPT incoming clock by 8
                                             ; divide GPT incoming clock by 16
109
    GPTCLKDIV_16
                        .equ
                                0×00000004
                                             ;divide GPT incoming clock by 32
    GPTCLKDIV_32
110
                        .equ
                                0×00000005
                                             ;divide GPT incoming clock by 64
111
    GPTCLKDIV_64
                        .equ
                                0×00000006
                                             ; divide GPT incoming clock by 128
112 GPTCLKDIV 128
                                0×00000007
                        .equ
    GPTCLKDIV_256
                                             ;divide GPT incoming clock by 256
113
                        .equ
                                800000008
```

3 of 3