```
MODULE
           ProgramAccess
           (Offset7..Offset0, Direct12..Direct0,
INTERFACE
            Load, Select2..Select0,
            Reset, Clock
            -> ProgAddr12..ProgAddr0, PC12..PC0);
" Description
" This is the implementation of the ProgramAccess Module.
" It takes in 8 bits of signed offset data, 13 bits of direct data,
" 4 control signals, a reset and clock, and returns the appropriate
" ProgramAddress and PC by selecting the right inputs and adding them.
" The control signals work in combinations to create the following functions:
" 1 0 0 0 -> direct jump
                                            \rightarrow PC = a
" 0 0 0 1 -> hold
                                            \rightarrow PC = PC + 0
" 0 0 1 1 -> increment
                                            -> PC = PC + 1
" 0 0 1 0 -> add r
                                           \rightarrow PC = PC + r
" 1 1 X 0 -> load last 8 bits of offset -> PC = [PC12..PC8, Off7..Off0]
" 1 1 X 1 -> load first 5 bits of offset -> PC = [Off4..Off0, PC7..PC0]
" Revision History:
" 02/22/23 Steven Lei Created file
" 02/22/23 Steven Lei Added logic and tested
" 02/22/23 STeven Lei Updated comments
" Inputs
                                                            " 8 bits of signed offset data
Offset7..Offset0
                                pin;
Direct12..Direct0
                                                            " 13 bits of direct data
                                pin;
                                                            " load signal for PC
Load
                                pin;
Select2..Select0
                                                            " select signals for MUX
                                pin;
                                                            " reset
Reset
                                pin;
                                                            " clock
Clock
                                pin;
" Outputs
ProgAddr12..ProgAddr0
                               pin;
                                                            " 13 bit program address output, same
as PC
PC12..PC0
                                pin ISTYPE 'REG, KEEP';
                                                            " 13 bit program counter output
" Intermediate Terms
SOffset12..SOffset0
                                               " sign extend the 8 bit offset data to 13 bit
                                node ;
SHOffset12..SHOffset0
                                               " load the first 5 high bits to PC
                                node;
SLOffset12..SLOffset0
                                               " load the last 8 low bits to PC
                                node;
                                              " 13 bit CarryIn used in adder.
CarryIn12..CarryIn0
                                node ;
                                              " first input of the adder
A12..A0
                                node ;
B12..B0
                                node;
                                             " second input of the adder
```

" adder sum

node ;

Sum12..Sum0

[&]quot; Buses

```
Direct = [Direct12..Direct0];
SOffset = [SOffset12..SOffset0];
SHOffset = [SHOffset12..SHOffset0];
SLOffset = [SLOffset12..SLOffset0];
A = [A12..A0];
B = [B12..B0];
Sum = [Sum12..Sum0];
CarryIn = [CarryIn12..CarryIn0];
PC = [PC12..PC0];
ProgAddr = [ProgAddr12..ProgAddr0];
" Constants
ZEROES = [0,0,0,0,0,0,0,0,0,0,0,0];
ONE = [0,0,0,0,0,0,0,0,0,0,0,0,1];
EQUATIONS
PC.CLK = Clock;
PC.CLR = !Reset;
" We will convert the 8 bit offset data depending on our signal
" We can sign extend the 8 bit offset to 13 bits by appending the high order bit
" For loading the first 5 hi bits, we can load the 5 hi bits into PC and keep the rest
" For loading the last 8 low bits, we can load the 8 low bits into PC and keep the rest
SOffset = [Offset7, Offset7, Offset7, Offset7, Offset7, Offset7..0ffset0];
SHOffset =[Offset4..Offset0, PC7..PC0];
SLOffset =[PC12..PC8, Offset7..Offset0];
" Here we use logic to select the adder inputs
" A will be dependent on the Load signals
" and B (the MUX) will be dependent on the select signals
" as described in the description
A = (!Load & PC);
                                                        " If load = 1 then PC is not loaded in A
B = ((!Select2 & !Select1 & !Select0 & Direct)
                                                        " 1 0 0 0 PC = a
                                                        " 0 0 0 1 PC = PC+0
 # (!Select2 & !Select1 & Select0 & ZEROES)
                                                           " 0 0 1 1 PC = PC+1
  # (!Select2 & Select1 & Select0 & ONE)
  # (!Select2 & Select1 & !Select0 & SOffset)
                                                        " 0 \ 0 \ 1 \ 0 \ PC = PC + r
  # (Select2 & !Select0 & SLOffset)
                                                              " 1 X 0 0 PC = [PC12..PC8]
Off7..Off0]
                                                            " 1 X 0 1 PC = [Off4..Off0, PC7..PC0]
  # (Select2 & Select0 & SHOffset)
  );
" From the 8 bit adder assignment, we know the following
" For each sum, S = A $ B $ CarryIn
" For each CarryOut, C(n) = (A \& B) \# (C(n-1) \& (A \$ B))
" CarryOut[N] = CarryIn[N+1]
" First CarryIn is zero, we take care of incrementation by adding ONE
```

END ProgramAccess