MODULE addsub

TITLE 'Adder/Subtracter with Flags'

pin 21;

pin 20;

pin 19;

B2

B1

В0

" addsub DEVICE 'MACH4032' Description: This is the program for Homework #4. It implements a 4-bit Adder/Subtracter which includes flags summarizing the result (zero, carry/borrow, overflow, and sign). It also has outputs that output the comparison result (assuming a subtraction is being done). " Revision History: " 04/24/07 Glen George Initial Revision " 04/25/07 Glen George Fixed logic so add and subtract both work and fit " 04/25/07 Glen George Fixed reversal of SignedGT and SignedLT outputs (label on PCB is wrong) 10/24/07 Glen George Changed pinout and Subtract polarity to match new " 10/24/07 Glen George Changed file to match the new assignment " 10/24/07 Glen George Updated comments " 11/02/08 Glen George Updated comments " 01/12/18 Glen George Changed pinout to match new PCB (v3.0) " 01/04/21 Glen George Updated comments " 02/03/23 Steven Lei Updated description " 02/03/23 Added equations for adder/subtracter and flags Steven Lei " 02/03/23 Steven Lei Added comments explaining code " Pins " Inputs "input Subtract pin 37; Add/Subtract input (low for add) " Operand A input Α3 pin 31; "input operand A, bit 3 "input operand A, bit 2 A2 pin 30; Α1 pin 29; "input operand A, bit 1 pin 26; "input operand A, bit 0 Α0 " Operand B input "input operand B, bit 3 В3 pin 22;

"input

"input

"input

operand B, bit 2

operand B, bit 1

operand B, bit 0

" Sum/Difference output

Sum4	pin 13	<pre>ISTYPE 'COM';</pre>	"output	Sum/Difference,	bit 4
Sum3	pin 3	<pre>ISTYPE 'COM';</pre>	"output	Sum/Difference,	bit 3
Sum2	pin 2	<pre>ISTYPE 'COM';</pre>	"output	Sum/Difference,	bit 2
Sum1	pin 44	<pre>ISTYPE 'COM';</pre>	"output	Sum/Difference,	bit 1
Sum0	pin 43	ISTYPE 'COM';	"output	Sum/Difference,	bit 0

" Flag outputs

Carry	pin	9	<pre>ISTYPE 'COM';</pre>	"output	Carry flag
Overflow	pin	8	<pre>ISTYPE 'COM';</pre>	"output	Overflow flag
Sign	pin	7	<pre>ISTYPE 'COM';</pre>	"output	Sign flag
Zero	pin	4	<pre>ISTYPE 'COM';</pre>	"output	Zero flag

" Comparison outputs

UnsignedGT	pin 15	<pre>ISTYPE 'COM';</pre>	"output	<pre>unsigned greater than (>)</pre>
UnsignedEQ	pin 41	<pre>ISTYPE 'COM';</pre>	"output	unsigned equal to (=)
UnsignedLT	pin 24	<pre>ISTYPE 'COM';</pre>	"output	unsigned less than (<)
SignedGT	pin 16	<pre>ISTYPE 'COM';</pre>	"output	signed greater than (>)
SignedEQ	pin 42	<pre>ISTYPE 'COM';</pre>	"output	signed equal to (=)
SignedLT	pin 25	<pre>ISTYPE 'COM';</pre>	"output	signed less than (<)

" Unconnected Pins

"IOA13 "IOB0 "IOB12 "IOB13	pin 14 pin 18 pin 35 pin 36	<pre>input/output input/output input/output input/output</pre>
"IOGOE0 "IOGOE1 "ICLK0 "ICLK2	pin 40 pin 38 pin 39 pin 17	<pre>input/output/output enable input/output/output enable input/clock input/clock</pre>

" Programming Pins (not available for use in the design)


"TCK	pin 10	pgm	programming	interface	TCK
"TDI	pin 1	pgm	programming	interface	TDI
"TDO	pin 32	pgm	programming	interface	TDO
"TMS	pin 23	pgm	programming	interface	TMS


[&]quot; Power Pins

```
"GND
               pin 5
                                        supply power ground
               pin 12
"GND
                                        supply power ground
"GND
               pin 27
                                        supply power ground
               pin 34
"GND
                                        supply power ground
"VCC
               pin 11
                                        supply power Vcc
"VCC
               pin 33
                                        supply power Vcc
"VCCIO
               pin 28
                                        supply power Vcc I/O
"VCCIO
               pin 6
                                        supply power Vcc I/O
" Intermediate Terms
CarryOut0
               node
                        ISTYPE 'COM';
                                       "node
                                               carry out of bit 0
                        ISTYPE 'COM';
                                       "node carry out of bit 1
CarryOut1
               node
                                       "node carry out of bit 2
               node
CarryOut2
                        ISTYPE 'COM';
EQUATIONS
" The equations for each sum bit and carry bit are generated by implementing
" the add/ subtracter design in HW3. The B inputs must be XOR'd with subtract
" to account for subtraction. The carry in for the 0 bit is just subtract.
Sum0 = (A0 $ (B0 $ Subtract)) $ Subtract;
Sum1 = (A1 $ (B1 $ Subtract)) $ CarryOut0;
Sum2 = (A2 $ (B2 $ Subtract)) $ CarryOut1;
Sum3 = (A3 $ (B3 $ Subtract)) $ CarryOut2;
CarryOut0 = (A0 & (B0 $ Subtract)) # ((A0 $ (B0 $ Subtract)) & Subtract);
CarryOut1 = (A1 & (B1 $ Subtract)) # ((A1 $ (B1 $ Subtract)) & CarryOut0);
CarryOut2 = (A2 & (B2 $ Subtract)) # ((A2 $ (B2 $ Subtract)) & CarryOut1);
" Note that the last sum bit is the carryout of the previous sum bit.
Sum4 = (A3 & (B3 $ Subtract)) # ((A3 $ (B3 $ Subtract)) & CarryOut2);
" FLAGS
" The flags describe the output of the adder/subtracter.
" Zero = if the sum/difference is 0
" Carry = carryout of the last bit (sum4)
" Sign = sign bit of a signed number
"Overflow = if the sum/difference is beyond the bounds (0,15) or (-8,7)
Zero = (!Sum0 & !Sum1 & !Sum2 & !Sum3);
" The carry is the last carryout bit (Sum4). But since the signal
" needs to be active high carry/borrow it needs to be XOR'd with
" subtract for correction.
```

```
Carry = Sum4 $ Subtract;
Sign = Sum3;
" The overflow equation can be solved by treating all
" cases as addition (since substraction is the same as
" adding the negative). Overflow occurs in addition
" either when pos + pos = neg or neg + neg = pos.
Overflow = (Sum4 & !CarryOut2) # (!Sum4 & CarryOut2);
" Unsigned comparisons using flags only (assuming subtraction)
UnsignedEQ = Zero;
" For UnsignedGT, there should be no carry (overflow applies only for signed)
" if A > B (all solutions are between A-B=0 and A-B = A)
UnsignedGT = (!Carry & !Zero);
" less than is just not greater than or equal
UnsignedLT = !(UnsignedGT # UnsignedEQ);
" Signed comparisons using flags only (assuming subtraction)
SignedEQ = Zero;
" For SignedGT, there are three comparison cases to consider:
" for positive A, positive B -> no overflow, no carry, no sign
" for positive A, negative B, -> could be overflow, always carry, sign depends on
overflow
" for negative A, negative B, -> no overflow, no carry, no sign
SignedGT = !Zero & ((!Carry & !Sign & !Overflow) # (Carry & !(Sign $ Overflow)));
" less than is just not greater than or equal
SignedLT = !(SignedGT # SignedEQ);
END addsub
```

4bit Adder:





Add Sub Equation

So = (Bo @ Sub) @ Ao) @ (Sub) (onto = Ao (Bo @ Sub) + (Ao @ (B @ Sus)) Sub Si=((BoBSub) OA,) O Couto Cont, = A, (B, OSub) + (A, O(B, DSub)) Couto 52 = ((B20546) (A2) & Cont, Cont2 = AL(B20 Sub) + (A20 (B20 Sub)) louf, 53 = ((B3 @ Sab) @ A3) @ Cout2 Sy = (A3(B36Sub) + A30 (B36Sub)) lout (conty = (Sy 6Sub)

Ze10= S3 S2 S, S0

Overflow: Only for sisned

Subtraction can be treated

+ Positive + Nesotive twente 11011 -5 t positive pocitie 10110 -6 Wesutive 01110 -2

+ loutzsy = Courtz @ Sy (our, 54

215complement

Oll

0000

1110

Lusian Compavisons

TA> +B t4 >-B C: 0

5:0 7:0 0:0 C! Always! 5 : Loyldbe nesotive or not derending on overtion

2:0

O: COULD over flow or not (7-(-5) (6-L-7)

513M = 53

1-7 Unsigned => S2

1 -> 555ned => 52

Since |A| < |B|, then -A-[-B)

47 ([6 5 + llos + 0 5) 2 (cos + c (oos) = sisned GT = XOR 1 0

COS+

Carry = 54

1-> lusisned_3 Su

0100 + (-(-21)

Cont=0 Overflow'.

Bout= 1 Sign ! 1

1001

Signed => Sy

for sustinctions Bout

Carm for sustructions, Bour 0 0

Signe 6L7 = (Signed 67) + Zero