Admin

Your system nearing completion -- exciting!

Interrupts

Today

Exceptional control flow

Suspend, jump to different code, then resume

How to do this safely and correctly

Low-level mechanisms

Next lecture

Using interrupts as client

Coordination of activity

Concurrency, preemption, multiple handlers, shared data



Blocking I/O

```
while (1) {
   char ch = keyboard_read_next();
   update_screen();
}
```

How long does it take to send a scan code?


It bits, clock rate I5kHz

How long does it take to update the screen?

What could go wrong?


Blocking I/O

```
while (1) {
   char ch = keyboard_read_next();
   update_screen();
}
```



Blocking I/O

```
while (1) {
   char ch = keyboard_read_next();
   update_screen();
}
```



The Problem

Ongoing, long-running tasks (graphics, simulations, applications) keep CPU occupied, but ...

When an external event arises, need to respond quickly.

Consider: Why does your phone have a ringer? What would you have to do to receive a call if it didn't?

Concurrency

```
when a scancode arrives {
     add scancode to queue;
   while (1) {
       dequeue next
       update_screen();
                      scancodes buffered for later processing
                        B
    update_screen
                                      deq
                                            update_screen
time ·····
```

Interrupts to the rescue!

Processor pauses current execution, switch to handle interrupt, then resume execution

External events (peripherals, timer)

Internal events (bad memory access, software trigger)

Critical for responsive systems, hosted OS

Interrupts are essential and powerful, but getting them right requires using everything you've learned:

Architecture, assembly, linking, memory, C, peripherals, ...

code/button-blocking code/button-interrupt

Interrupted control flow

static volatile int gCount;

```
void update_screen(void)
{
   console_clear();
   for (int i = 0; i < N; i
        console_printf("%d",
}

if (gpio_check_and_clear_event(BUTTON)) {
        gCount++;
   }
}</pre>
```

23
23
23
23
24
24
24

Suspend current activity, execute other code, then resume, ... this will be tricky!

Interrupt mechanics

Somewhat analogous to function call

- Suspend currently executing code, save state
- Jump to handler code, process interrupt
- When finished, restore state and resume

Must adhere to conventions to avoid stepping on each other

- Consider: processor state, register use, memory
- Hardware support helps out

(separate modes, banked registers)

Consider at assembly level

```
update_screen:
          push {r4, lr}
          bl 8298 <console_clear>
          b .L2
                                     button_pressed:
        .L1
                                      push {r4, lr}
          ldr r3, [pc, #32]
                                      mov r0, #21, 0
Interrupt!
          ldr r1, [r3]
                                      bl 9890 <gpio_check_and_clear_event>
          ldr r0, [pc, #28]
                                      cmp r0, #0, 0
          bl 803c <console_printf>
                                      ldrne r2, [pc, #16]
          add r4, r4, #1, 0
                                      ldrne r3, [r2]
        .L2
                                      addne r3, r3, #1, 0
         cmp r4, #63, 0
                                      strne r3, [r2]
          ble .L1
                                      pop {r4, lr}
          pop {r4, lr}
                                       bx 1r
          bx 1r
```

Need to know what instruction to return to after interrupt

Where can we store that information?

Hardware support for interrupts

Processor executing in a particular "mode"

- Supervisor, interrupt, user, abort
- Reset starts in **supervisor** mode (our code run in this mode)
- Hardware monitors interrupt sources. When event occurs, hardware switches to **interrupt** mode

CPSR register tracks current mode, processor state

- Special instructions copy CPSR value to/from regular register

Banked registers

- Each mode has own private sp and 1r

Interrupt vector

- fixed location in memory has instruction to execute on interrupt

ARM processor modes

User unprivileged

IRQ interrupt

FIQ fast interrupt


Supervisor privileged, entered on reset

Abort memory access violation

Undefined undefined instruction

System privileged mode that shares user regs

CPSR



M[4:0] Mode b10000 User b10001 FIQ b10010 IRQ b10011 Supervisor b10111 Abort b11111 System

interrupts_global_enable:

mrs r0, cpsr bic r0, r0, #0x80 msr cpsr_c, r0 bx lr

@ copy cpsr to regular register

@ clear I=0 enables IRQ interrupts

@ copy back, control bits only

interrupts_global_disable:

mrs r0, cpsr orr r0, r0, #0x80 msr cpsr_c, r0 bx lr @ copy cpsr to regular register

orr r0, r0, #0x80 @ set I=1 disables IRQ interrupts

@ copy back, control bits only


Per-mode banked registers

Register	SVC	IRQ	
R0	R0	R0	
RI	RI	RI	
R2	R2	R2	
R3	R3	R3	
R4	R4	R4	
R5	R5	R5	
R6	R6	R6	
R7	R7	R7	
R8	R8	R8	
R9	R9	R9	
RI0	RIO	RI0	
fp	RII	RII	
ip	RI2	RI2	
sp	R13_svc	R13_irq	
lr	R14_svc	R14_irq	
рс	RI5	R15	
CPSR	CPSR CPSR		
SPSR	SPSR SPSR		

Modes							
	Privileged modes—						
		Exception modes					
User	System	Supervisor	Abort	Undefined	Interrupt	Fast interrupt	
R0	R0	R0	R0	R0	R0	R0	
R1	R1	R1	R1	R1	R1	R1	
R2	R2	R2	R2	R2	R2	R2	
R3	R3	R3	R3	R3	R3	R3	
R4	R4	R4	R4	R4	R4	R4	
R5	R5	R5	R5	R5	R5	R5	
R6	R6	R6	R6	R6	R6	R6	
R7	R7	R7	R7	R7	R7	R7	
R8	R8	R8	R8	R8	R8	R8_fiq	
R9	R9	R9	R9	R9	R9	R9_fiq	
R10	R10	R10	R10	R10	R10	R10_fiq	
R11	R11	R11	R11	R11	R11	R11_fiq	
R12	R12	R12	R12	R12	R12	R12_fiq	
R13	R13	R13_svc	R13_abt	R13_und	R13_irq	R13_fiq	
R14	R14	R14_svc	R14_abt	R14_und	R14_irq	R14_fiq	
PC	PC	PC	PC	PC	PC	PC	
CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	
		SPSR_svc	SPSR_abt	SPSR_und	SPSR_im	SPSR_fiq	

indicates that the normal register used by User or System mode has been replaced by an alternative register specific to the exception mode

Two stacks



Interrupt, hardware-side

External event triggers interrupt. Processor response:

- Complete current instruction
- Change mode from svc to irq, copy prev **pc** into **1r** of irq mode (needed for resume), save **cpsr** into s**psr**

Tricky! All of above needs to happen "simultaneously"...

- Further interrupts disabled until leave irq mode
- Set pc = 0x18 (index 6 in vector table is IRQ)
- Software takes over, executes instruction at address 0x18 handle interrupt, then responsible for return (restore svc registers, change mode irq->svc, resume)

Interrupt, software-side

interrupt_asm: mov sp, #0x8000 sub lr, lr, #4 push {r0-r12, lr} mov r0, lr bl interrupt_dispatch

ldm sp!, {r0-r12, pc}^

```
@ init IRQ stack
```

- @ compute resume addr
- @ save all registers
- @ pass resume addr as arg
- @ call C function
- @ restore/resume, ^ change mode & restores cpsr

Could we do steps above in C?

```
void interrupt_dispatch(unsigned int pc)
{
   // process interrupt in C code
   This C code is executing in IRQ mode, but otherwise normal operation
}
```

ARM interrupt vectors

Address	Exception	Mode		
0x00000000	Reset	Supervisor		
0x00000004	Undefined instruction	Undefined		
0x00000008	Software Interrupt (SWI)	Supervisor		
0x0000000C	Prefetch Abort	Abort		
0x00000010	Data Abort	Abort		
0x00000018	IRQ (Interrupt)	IRQ		
0x0000001C	FIQ (Fast Interrupt)	IRQ		

Installing Interrupt Code

The CPU jumps to specific addresses when interrupt occurs.

We must copy the code we want to run to this address.

Writing code that can be safely copied requires a great deal of care, understanding assembly and linking.

Desired Assembly

Generate this assembly code and copy it to exception table location (0x0000000).

00000000:

```
0: b abort_asm
```

4: b abort_asm

8: b abort_asm

c: b abort_asm

10: b abort_asm

14: b abort_asm

18: b interrupt_asm

1c: b abort_asm

Install vectors

```
unsigned int *dst = _RPI_INTERRUPT_VECTOR_BASE;
unsigned int *src = &_vectors;
unsigned int n = &_vectors_end - &_vectors;

for (int i = 0; i < n; i++) {
    dst[i] = src[i];
}</pre>
```

Table has just one instruction per interrupt type Use that instruction to "vector" to code elsewhere

Branches are relative!

```
_vectors:

b wort_asm
b about_asm
b about_asm
b abort_
b abort_
b abort_asm
b in _rrupt_a
b ort_asm
```

Branch target is pc-relative. If you move instruction, offset now jumps to wrong address,

```
0000807c < vectors>:
    807c:
                 ea000006
                                          809c <abort asm>
    8080:
                                          809c <abort asm>
                 ea000005
    8084:
                 ea000004
                                          809c <abort asm>
    8088:
                                          809c <abort asm>
                 ea000003
    808c:
                 ea000002
                                          809c <abort asm>
    8090:
                 ea000001
                                          809c <abort asm>
    8094:
                 ea000001
                                          80a0 <interrupt asm>
    8098:
                 eaffffff
                                          809c <abort asm>
0000809c <abort asm>:
    809c:
                 eafffffe
                                  b
                                          809c <abort asm>
000080a0 <interrupt_asm>:
    80a0:
                 e3a0d902
                                          sp, #32768
                                                            : 0x8000
                                  mov
```

Explicit Embed Absolute Address

```
vectors:
    ldr pc, abort_addr
                                "position-independent code"
    ldr pc, abort_addr
    ldr pc, interrupt_addr
    ldr pc, abort_addr
    abort_addr:
                      .word abort_asm
    interrupt_addr:
                      .word interrupt_asm
_vectors_end:
```

Now we know the constants will follow the code **This works!!!**

Interrupts (so far)

Hardware support Processor modes, banked registers, exceptional control flow

Software init Install handler, position-independent code

Exception received, handler must: Init stack, preserve registers, handle event Restore and resume

Next Lecture

Which interrupts are supported and how to configure (events from gpio, timer, uart, ...)

How to manage dispatch to handler per event source

What steps needed to init/enable interrupts

Writing safe interrupt handlers

How to share state without step on each other