CS165 – Computer Security

Understanding low-level program execution Sep 30, 2021

Refresher

 Understanding how a binary program gets to execute natively on hardware

Disassembling

- Today: using objdump (part of binutils)
 - objdump -D <exe>
- If you compiled the source with "-g", you will see more information
 - objdump –D –S

• GUI-based: IDA, Ghidra

Binary

Code Segment (.text)

Data Segment (.data)

The program *binary* (aka executable)

Final executable consists of several <u>segments</u>

- Text for code written
- Read-only data for constants such as "hello world" and globals

• ...

Binary

Code Segment (.text)

Data Segment (.data)

...

The program *binary* (aka executable)

Final executable consists of several <u>segments</u>

- Text for code written
- Read-only data for constants such as "hello world" and globals
- ...

\$ readelf -S <file>

Machine Instruction Example

int
$$t = x+y$$
;


```
addl 8(%ebp), %eax
```

Similar to expression:

$$x += y$$

More precisely:

```
int eax;
int *ebp;
eax += *(ebp[2])
```



- C Code
 - Add two signed integers
- Assembly
 - Add 2 4-byte integers
 - "Long" words in GCC parlance
 - Same instruction whether signed or unsigned
 - Operands:

x: Register %eax

y: Memory M[%ebp+8]

t: Register %eax

- function return value in %eax

• Object Code

- 3-byte instruction
- Stored at address 0x80483ca

Agenda

- Compilation Workflow
- x86 Execution Model
 - Basic Execution
 - Memory Operation
 - Control Flow
 - Memory Organization



Binary Code Data File system

Process Memory

Processor

Binary File system


Code Data Stack Heap Process Memory


Processor


Binary Code Data Stack Heap Process Memory File system


Fetch, decode, execute Processor


Binary File system














Registers have up to 4 addressing modes



EAX, EDX, ECX, and EBX





- 32 bit registers (three letters)
- Lower bits (bits 0-7)
 (two letters with L suffix)
- Mid-bits (bits 8-15) (two letters with H suffix)



Lower 16 bits (bits 0-15)
 (2 letters with X suffix)


ESP, EBP, ESI, and EDI





Lower 16 bits (bits 0-15)(2 letters)

x86 Implementation




- **EIP** is incremented after each instruction
- Instructions are different length
- EIP modified by CALL, RET, JMP, and cond. JMP

x86 Instruction Set

- Instructions classes:
 - Data Movement: MOV, PUSH, POP, ...
 - Arithmetic: TEST, SHL, ADD, ...
 - I/O: IN, OUT, ...
 - Control: JMP, JZ, JNZ, CALL, RET
 - String: REP, MOVSB, ...
 - System: IRET, INT, ...
- Volume 2A: Instruction Set Reference, A-M
 Volume 2B: Instruction Set Reference, N-Z
 - Intel syntax:OP DST, SRC
 - AT&T (gcc/gas) syntax: OP SRC, DST

Basic Ops and AT&T vs Intel Syntax




- AT&T is at odds with assignment order (e.g., in C). It is the default for objdump, and traditionally used for UNIX.
- Intel order <u>mirrors</u> assignment. Windows traditionally uses Intel, as is available via the objdump '-M intel' command line option. IDA uses Intel.


Agenda

- Compilation Workflow
- x86 Execution Model
 - Basic Execution
 - Memory Operation
 - Control Flow
 - Memory Organization










It's convention: lower address at the bottom


Address 3 holds 1 byte


Address 2 holds 1 byte

Address 1 holds 1 byte

Address 0 holds 1 byte








Alternative: Word addressable

Example: For 32-bit word size, it's valid to fetch 4 bytes from

Mem[0], but not Mem[6] since 6 is not a multiple of 4

Addresses are indicated by operands that have a bracket "[]" or paren "()", for Intel vs. AT&T, resp.



Addresses are indicated by operands that have a bracket "[]" or paren "()", for Intel vs. AT&T, resp.

What does mov dl, [al] do?

Move the data at address specified in **al** to **dl**

Register	Value
eax	0x3
edx	0x0
ebx	0x5

Oxff 0xee 0xdd 0xcc 0xbb 0xaa

Addresses are indicated by operands that have a bracket "[]" or paren "()", for Intel vs. AT&T, resp.

Register	Value
eax	0x3
edx	0x0
ebx	0x5

What does mov dl, [al] do?

> Moves 0xcc into dl

Oxff 0xee 0xdd 0xcc 0xbb 0xaa 0x00

Addresses are indicated by operands that have a bracket "[]" or paren "()", for Intel vs. AT&T, resp.

What does mov edx, [eax] do?

Oxff	6
0xee	
0xdd	
Охсс	
0xbb	
0xaa	
0x00	0

Register	Value
eax	0x3
edx	0xcc
ebx	0x5

Addresses are indicated by operands that have a bracket "[]" or paren "()", for Intel vs. AT&T, resp.

What does mov edx, [eax] do?

Which 4 bytes get moved, and which is the LSB in edx?

Addr

Oxff

0xee

0xdd

0xcc

0xbb

0xaa

0x00

eax 0x3
edx 0xcc
ebx 0x5

Value

Register

Endianess


- *Endianess*: Order of individually addressable units
- Little Endian: Least significant byte first

so address *a* goes in littlest byte (e.g., AL), *a*+1 in the next (e.g., AH), etc.

Register	Value
eax	0x3
edx	0xcc
ebx	0x5


Oxff	6
0xee	
0xdd	
Охсс	
0xbb	
Охаа	
0x00	0

mov edx, [eax]



and so on.






and so on.

36






and so on.

37






and so on.


38

mov edx, [eax]



and so on.

mov edx, [eax]



and so on.

40

EBX 00 00 05

Register	Value
eax	0x3
edx	0xcc
ebx	0x5

Endianess: Ordering of individually addressable units

Little Endian: Least significant byte first

... SO ...

address a goes in the least significant byte (the littlest bit) a+1 goes into the next byte, and so on.

Addr

Oxff

16

0xee

Bit 0

0xdd

0xcc

0xbb

0xaa

0x00

(

EBX 00 00 00 05

Register	Value
eax	0x3
edx	0xcc
ebx	0x5

Endianess: Ordering of individually addressable units

Little Endian: Least significant byte first

... SO ...

address a goes in the least significant byte (the littlest bit) a+1 goes into the next byte, and so on.

Oxff 0xee 0xdd 05 0xbb 0xaa 0x00

Bit 0

Addr

EBX 00 00 00 05

Register	Value
eax	0x3
edx	0xcc
ebx	0x5

Endianess: Ordering of individually addressable units

Little Endian: Least significant byte first

... SO ...

address a goes in the least significant byte (the littlest bit) a+1 goes into the next byte, and so on.

Oxff 0xee 00 05 0xbb 0xaa 0x00

Bit 0

Addr

EBX 00 00 00 05


Register	Value	
eax	0x3	
edx	0xcc	
ebx	0x5	

Endianess: Ordering of individually addressable units

Little Endian: Least significant byte first

... SO ...

address a goes in the least significant byte (the littlest bit) a+1 goes into the next byte, and so on.



Bit 0

EBX 00 00 00 05

Register	Value
eax	0x3
edx	0xcc
ebx	0x5

Endianess: Ordering of individually addressable units

Little Endian: Least significant byte first

... SO ...

address a goes in the least significant byte (the littlest bit) a+1 goes into the next byte, and so on.

00 00 00 05 0xbb 0xaa 0x00

Bit 0

Addr

There are other ways to address memory than just [register].


These are called *Addressing Modes*.

An *Addressing Mode* specifies how to calculate the effective memory address of an operand by using information from registers and constants contained within the instruction or elsewhere.

```
Type buf[s];
buf[index] = *(<buf addr>+sizeof(Type)*index)
```

Can be done in a single x86 instruction!

```
typedef uint32 t addr t;
uint32_t w, x, y, z;
uint32_t buf[3] = \{1,2,3\};
addr t ptr = (addr t) buf;
w = buf[2];
x = *(buf + 2);
 What is x? what memory
    cell does it ref?
```



```
typedef uint32 t addr t;
                                                0
uint32_t w, x, y, z;
                                                0
uint32 t buf[3] = \{1,2,3\};
                                                0
                                                3
addr t ptr = (addr t) buf;
                                   buf[2]
                                                0
                                                     Memory
                                                0
w = buf[2];
                                                0
x = *(buf + 2);
y = *((uint32 t *)(ptr+8));
                                                0
                                                0
                                                0
                                      buf
```

```
typedef uint32 t addr t;
                                                        0
 uint32_t w, x, y, z;
                                                        0
 uint32 t buf[3] = \{1,2,3\};
                                                        0
 addr t ptr = (addr t) buf;
                                          buf[2]
                                                        0
                                                              Memory
                                                        0
w = buf[2];
x = *(buf + 2);
y = *( (uint32_t *) (ptr+8));
                                                        0
                                                        0
                                                        0
                Equivalent
                                                        0
     (addr_t) (ptr + 8) = (uint32_t *) buf+2
                                             buf
```

```
Type buf[s];
buf[index] = *(<buf addr>+sizeof(Type)*index)
```

```
Type buf[s];
buf[index] = *(<buf addr>+sizeof(Type)*index)
```

Say at imm + r_1

```
Type buf[s];
buf[index] = *(<buf addr>+sizeof(Type)*index)

Constant
scaling factor
s, typically
1, 2, 4, or 8
```

```
Type buf[s];
buf[index] = *(<buf addr>+sizeof(Type)*index)

Constant
scaling factor
s, typically
1, 2, 4, or 8
Say in Register
r<sub>2</sub>
```

```
Type buf[s];
buf[index] = *(<buf addr>+sizeof(Type)*index)

Constant
scaling factor
s, typically

Say in Register
r<sub>2</sub>
```

$$imm + r_1 + s*r_2$$

1, 2, 4, or 8

AT&T: imm (r_1, r_2, s)

Intel: $r_1 + r_2 *s + imm$

AT&T Addressing Modes for Common Codes

Form	Meaning on memory M
imm (r)	M[r + imm]
imm (r ₁ , r ₂)	$M[r_1 + r_2 + imm]$
imm (r ₁ , r ₂ , s)	$M[r_1 + r_2 *s + imm]$
imm	M[imm]

Address Computation Examples

%edx	0xf000
%ecx	0x0100

Expression	Address Computation	Address
0x8 (%edx)		
(%edx,%ecx)		
(%edx,%ecx,4)		
0x80(,%edx,2)		

Referencing Memory

Loading a value from memory: mov

```
<eax> = *buf;
```

```
mov -0x38(%ebp),%eax (A)
mov eax, [ebp-0x38] (I)
```

Loading an <u>address</u>: lea

```
<eax> = buf;
```

```
lea -0x38(%ebp),%eax (A)
lea eax, [ebp-0x38] (I)
```

Suppose I want to access address Oxdeadbeef directly


Loads the address

```
lea eax, 0xdeadbeef (I)
```

Deref the address

```
mov eax, 0xdeadbeef (I)
mov eax, [eax] (I)
```

```
void swap(int *xp, int *yp)
{
  int t0 = *xp;
  int t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```




Register	Value
%edx	хр
%ecx	УР
%ebx	t0
%eax	t1

AT&T format (src, dst)

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```

123 0x124 456 0x120



0x11c

%edx

Offset 0x114

0x124

%ecx

12 Уþ

 0×120 0x110

%ebx

8 хр

0x10c

0x118

Address

%esi

4 Rtn adr

0x108

%edi

%ebp **-**4

0x100

0x104

$$# edx = xp$$
 $# ecx = yp$

mov1 12 (
$$ebp$$
), ecx # ecx = yp
mov1 (edx), ebx # ebx = xp (t0)

$$\# *xp = t1$$

eax = *yp (t1)

$$\# *yp = t0$$

%eax

%edx 0x124

%ecx

%ebx

%esi

%edi

%esp

%ebp 0x104

```
456
                           0x120
                           0x11c
                           0x118
      Offset
                           0x114
          12
                0 \times 120
Уþ
                           0x110
                0x124
хр
                           0x10c
            4
               Rtn adr
                           0x108
%ebp
                           0 \times 104
          -4
                           0x100
```

123

Address

 0×124

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```

%eax 0x124
%ecx 0x120
%ebx
%esi

0x104

%edi

%esp

%ebp

```
456
                           0x120
                           0x11c
                           0x118
      Offset
                           0x114
          12
                0 \times 120
Уþ
                           0x110
                0x124
хр
                           0x10c
            4
               Rtn adr
                           0x108
%ebp
                           0 \times 104
          -4
                           0x100
```

123

Address

 0×124

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```

 %eax

 %edx
 0x124

 %ecx
 0x120


 %ebx
 123

 %esi
 %edi

0x104

%esp

%ebp



123

Address

 0×124

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```



```
0 \times 124
                123
                456
                            0x120
                            0x11c
                            0x118
       Offset
                            0x114
           12
                0 \times 120
Уþ
                            0x110
            8
                0x124
хр
                            0x10c
            4
                Rtn adr
                            0x108
%ebp
                            0 \times 104
           -4
                            0x100
```

Address

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%esi %edi	

```
0x124
               456
               456
                           0x120
                           0x11c
                           0x118
      Offset
                           0 \times 114
          12
               0 \times 120
ур
                           0x110
           8
               0x124
хр
                           0x10c
           4
               Rtn adr
                           0x108
%ebp
                           0x104
          -4
                           0x100
```

Address

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%esi %edi	

```
0x124
               456
               123
                           0x120
                           0x11c
                           0x118
      Offset
                           0 \times 114
          12
               0 \times 120
ур
                           0x110
           8
               0x124
хр
                           0x10c
           4
               Rtn adr
                           0x108
%ebp
                           0x104
          -4
                           0x100
```

Address

```
movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0
```