

Project UPSET

Understanding and Protecting against Single Event Transients

Stevo Bailey
Ben Keller
Garen Der-Khachadourian

Monday, May 6, 2013

1

Outline

Motivation

Background


Design & Implementation

Results

Conclusion

2

Single Event Transients




3

Problem Statement

- Are certain circuits more or less vulnerable than others?
- Can this vulnerability be correlated with circuit parameters?

4


Modeling



5

Seifert, FTEDA 2010


Modeling



6


Ramanarayanan, DSC 2009

Modeling



7


Logical Masking



A	B	Z
0	0	0
0	1	1
1	0	1
1	1	1

8


Electrical Masking



9

Shivakumar, DSN 2002


Latching Window Masking



10


Shivakumar, DSN 2002

Our Flow: Overview



11

Our Flow: Benchmarks



12


Hansen, IEEEEDT 1999

Our Flow: FIT Calculation

$$\text{FIT (Failures In Time):} \quad \begin{array}{l} \times \text{ Flux} \\ \times \text{ Number of Failures} \\ \times \text{ in } 10^9 \text{ hours} \end{array} \quad \begin{array}{l} \times \text{ Area} \\ \times \text{ Diffusion Derating} \\ \times \frac{\text{Upsets/Strike}}{\text{FIT}} \end{array}$$


13

Results




14

Results




15

Results




16

Results




17

Results



18

Results



19

Conclusion


- Datapath FIT rate due to SETs depends on:
 - Area
 - Logical Depth
- Adding logic is more effective than adding margin to reduce FIT rate
- Future work could accurately characterize pulse models at the device level

20


References

- N. Seifert, "Radiation-induced soft errors: A chip-level modeling perspective," *Foundations and Trends in Electronic Design Automation*, vol. 4, no. 2-3, pp. 99–221, 2010.
- R. Ramanarayanan, et al., "Modeling soft errors at the device and logic levels for combinational circuits," *Dependable and Secure Computing*, pp. 202–216, 2009.
- P. Shivakumar, et al., "Modeling the effect of technology trends on the soft error rate of combinational logic," *Dependable Systems and Networks*, pp. 389–398, 2002.
- M. Hansen, H. Yalcin, and J. P. Hayes, "Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering," *IEEE Design and Test*, vol. 16, no. 3, pp. 72-80. 1999.

Backup




Backup




23

Backup




24

Backup



25

Backup



26