
Logic Energy and Resiliency

Radiation-induced Soft Error Hardening Analysis


Background




[http://aviral.lab.asu.edu/?page_id=1434]

High-energy particle strikes induce current


Background




Background




Logical Masking



Electrical Masking



Latching Window Masking



Logic Resiliency Techniques


- Bigger devices
- Redundancy
- Error detection/correction


• ...

But at what cost??

Project Goals

- 1) Energy vs. Resiliency curves for various logic resiliency techniques
- 2) Scalable algorithms for large designs






Project Outline

- Resiliency techniques:
 - Manual insertion

- Energy:
 - Synopsys CAD tools

- Resiliency:
 - BFIT (Berkeley logic FIT estimation tool)

Technology



STMicroelectronics 28nm FDSOI

Resiliency Techniques

Mitra, ITC 2006

Weak keeper

C-element

C-OUT


Latch

|B

Redundant Latch

(Scan Reuse)

- 1. Performance scaling
- 2. Latch Hardening
- 3. Gate Hardening
- 4. BISER ———
- 5. Datapath ECC
- 6. Razor




OUT

Clock

Comb. logic


Energy



Resiliency


(FIT = Failures in Time,
or failures per billion hours)

Resiliency




HSPICE


BFIT



Electrical Attenuation

No significant electrical attenuation in 28nm FDSOI







Designs


- S1238 arbitrary ISCAS benchmark
 - 350 gates
- Rocket core with RISCV ISA
 - Berkeley processor
 - ~300k gates

Energy vs Delay for s1238 Benchmark




Energy vs Gate Hardening for s1238 Benchmark







BISER

Energy vs FF BISER Hardening for s1238 Benchmark





Energy vs TSO BISER Hardening for s1238 Benchmark



Retrospection

- Scripting takes a long time
- So does porting code/flows to new technologies
- Learned lots of python
- Learned some basic C++

- Will continue this research next semester
- Future goal: automate design hardening