Soft Errors in Datapaths, or Project UPSET (Understanding and Protecting against Single Event Transients)

Garen Der-Khachadourian, Stevo Bailey, and Ben Keller

Project Summary

Modern power-constrained microprocessors reduce the operating voltage as much as possible to save energy. However, nanoscale devices operating at low voltages are vulnerable to soft errors caused by background radiation. Single event transients result in a voltage pulse at a particular node, which can propagate through logic and, in the worst case, cause an undetectable error in operation. To guard against this possibility, operating voltages are increased by some additional margin. This project will explore appropriate models and circuit techniques to guard against soft errors in logic while reducing or eliminating this margin, allowing for reduced operating power.

We propose three main phases of the project.

Phase 1: Review existing literature on soft errors to adopt or develop an appropriate model of single event transients.

Phase 2: Apply this model to simulated combinational circuits to determine the effects of single event transients on logic.

Phase 3: Design or adopt circuits to guard against single event transients, and determine the design tradeoffs in such circuit techniques (e.g., increased area against reduced margin).

References

- [1] Austin, T., et al. "Making Typical Silicon Matter with Razor." *Computer* 37.3. 2004. pp. 57-65.
- [2] Bernstein, Kerry. "Circuit Responses to Radiation-Induced Upsets." *MRS Bulletin* 28.2. 2003. pp. 126-30.
- [3] Narasimham, B., et al. "Neutron and Alpha Particle-Induced Transients in 90 Nm Technology". *Proceedings of the IEEE International Reliability Physics Symposium, 2008.* (IRPS) 2008. 2008. pp. 478-481.
- [4] Seifert, Norbert. "Radiation-Induced Soft Errors: A Chip-Level Modeling Perspective." *Foundations and Trends in Electronic Design Automation* 4.2-3. 2010. pp. 99-221.
- [5] Shivakumar, P., et al. "Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic". *Proceedings of the International Conference on Dependable Systems and Networks*, 2002. DSN 2002. 2002. pp. 389-398.