{"payload":{"header_redesign_enabled":false,"results":[{"id":"125633414","archived":false,"color":"#e4cc98","followers":1,"has_funding_file":false,"hl_name":"stevsvc/VHDL_Logic_Gates_Intro","hl_trunc_description":"Prepositional logic solver ","language":"Tcl","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":125633414,"name":"VHDL_Logic_Gates_Intro","owner_id":28849277,"owner_login":"stevsvc","updated_at":"2018-03-17T13:57:42.360Z","has_issues":true}},"sponsorable":false,"topics":["vhdl-code"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":72,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Astevsvc%252FVHDL_Logic_Gates_Intro%2B%2Blanguage%253ATcl","metadata":null,"csrf_tokens":{"/stevsvc/VHDL_Logic_Gates_Intro/star":{"post":"VzqUFxb47YcY7Hlbk9QQD9pwwHYfT_pgCFl926B9Mo3gOWk_wlj9YvZ0Z6YxU9SZjLLvX44sHhgUIkNeDPcBFA"},"/stevsvc/VHDL_Logic_Gates_Intro/unstar":{"post":"LafKCYuIayDL46IbjqWcJH461fSKzl0LzipIVScyRGmpSZmPdswNqiaY7h4CwWN1WCDsGjhWh90BtJnUZJcXHA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"WE4tVCcgr5jJyy9MBGIDhr5MVW0j0S_xllMDHwB2bXhfEvxg0F7jTwbk9ie6AQ2J1PxHgzAo-SLnZNbmqnzkcw"}}},"title":"Repository search results"}