INSTITUTO SUPERIOR TÉCNICO

DEPARTAMENTO DE ENGENHARIA INFORMÁTICA

Organização de Computadores

LEIC

Second Lab Assignment: System Modeling and Profiling

Version 1.1.0

1 Introduction

The goal of this assignment is twofold: (i) to determine the characteristics of a computer's caches, and (ii) to leverage the obtained knowledge about the caches in order to optimize the performance of a given program. For this task, the students will make use of a performance analysis tool to have direct access to hardware performance counters available on most modern microprocessors. The tool that will be used is the standard Application Programming Interface (API): PAPI [1].

In the rest of this section, we make a brief introduction to PAPI, and describe the targeted computer platform and the development environment. In Section 3, we describe the procedure for modeling the L1 and L2 caches of the targeted platform (Subsection 3.1), and provide a guide for analyzing the performance of a matrix-multiply code segment and optimizing it based on the characteristics of the L2 cache of the target architecture (Subsection 3.2).

1.1 Targeted Platform and Development Environment

IMPORTANT: This assignment must be performed on the computers of your lab classes room. These computers have similar hardware characteristics, and any of them can be used as a target platform. Note that, since this work is hardware-dependent, conducting it on an computer with different hardware characteristics could produce unexpected results, and hence invalidating your work. This means you should always use the same lab. If you are an Alameda student, you can access the specific lab computer you want (see https://welcome.rnl.tecnico.ulisboa.pt/#labs-access).

To properly setup the development environment, it is necessary to obtain the PAPI library and a set of auxiliary program files. This material can be found in the package <code>lab1_kit.zip</code>, which can be downloaded from the course website. After downloading and uncompressing this package on any of the lab classes' computers, PAPI must be built. To this end, change directories to the location of the PAPI source code: folder <code>papi-X.X.X/src</code>. Compile the code by issuing the commands: <code>./configure</code>, and <code>make</code>. This operation will produce a set of helper tools located in directory <code>src/utils/</code> and create the PAPI library <code>papilib.a</code>. The tool <code>papi_avail</code>, in particular, is useful to determine the PAPI events supported on the target platform. The library will be linked to the auxiliary programs presented in the following sections.

2 Exercise

To help determining the characteristics of the labs computer's caches, the following exercises will help you estimate cache parameters from small C applications.

The first step to get acquainted with the procedure is to determine only the size of the cache using a small C application on a (known) machine, such as the code you have analyzed on lab exercise VI.3. This C code, is a simplified version of the following programs in this assignment. Basically, it iterates over an array to determine the cache size.

To guarantee that you measure the time accurately, please use the source code available in the lab kit (file spark.c).

In order to perform the evaluation you should go to your lab in order to access the cache size by running the application there. You may want to repeat the evaluation of the elapsed time a few times to achieve statistical significance. You should table the relevant results for different cache sizes on the response sheet and make a conclusion regarding the cache size. You can calculate more measures before the output, examine the final part of the source code file.

1. What is the cache capacity of the computer you tested? Please justify.

To discover the other cache parameters, you're going to modify the C application, so that it generates different data access patterns. Please spend a few minutes analyzing the modifications to the source code.

```
for(size_t cache_size = CACHE_MIN; cache_size < CACHE_MAX; cache_size = 2*cache_size) {
   for(size_t stride = 1; stride <= cache_size/2; stride = 2*stride) {
      limit = cache_size - stride + 1;
      for(ssize_t i = 10 * stride; i > 0; i--) {
         for(index = 0; index < limit; index += stride) {
            array[index] = array[index] + 1;
         }
    }
}</pre>
```

The meaning of each variable is the following:

array[] an arbitrary large array that will be repeatedly accessed to measure the cache miss pattern;

cache_size value of the cache size under test; all cache sizes given by integer powers of 2, between CACHE MIN = 8kB and CACHE MAX = 64kB should be considered;

stride states how many entries are being skipped at each access; for example, if the stride is 4, entries 0, 4, 8, 12, ... in the array are being accessed, while entries 1, 2, 3, 5, 6, 7, 9, 10, 11, ... are skipped;

limit the largest address that will be accessed for the cache size and access pattern under test;

repeat denotes the number of times that each access pattern will be repeated in array.

The execution time for this code segment on this machine yield the chart depicted in Figure 1, by varying the adopted value for the *stride* parameter and for different array sizes, defined between $ARRAY_MIN = 4kB$ and $ARRAY_MAX = 4MB$.

- 2. What is the cache capacity of the computer?
- 3. What is the size of each cache block?
- 4. What is the L1 cache miss penalty time?




Figure 1: Variation of the cache access time with the adopted *stride* value for different array sizes.

3 Procedure

3.1 Modeling Computer Caches

In the first part of this assignment, the goal is to model the characteristics of the L1 data cache and L2 cache of the targeted computer platform. Next, we provide instructions for performing this analysis.

Use the forms at the end to answer the questions below.

3.1.1 Modeling the L1 Data Cache

The methodology to experimentally model the L1 data cache consists in considering the total amount of data cache misses during the execution of the following code sequence of program cml.c, similar to the program in Section 2. This program can be found in the package lab1_kit.zip.

- a) Change to directory cm1/, in the package lab1_kit.zip, and analyze de code of the program cm1.c. Identify its source code with the program described above.

 What are the processor events that will be analyzed during its execution? Explain their meaning.
- **b)** Compile the program cm1.c using the provided Makefile and execute cm1. Plot the variation of the average number of misses (*Avg Misses*) with the stride size, for each considered dimension of the L1 data cache (8kB, 16kB, 32kB and 64kB).

NOTE: A fast sketch of these plots can be drawn in your computer by running the following commands:

```
./cm1 > cm1.out
./cm1_proc.sh
```

NOTE 2: You can draw these tables and plots on your computer, print, and attach to the report. You do not have to

fill them by hand on the printed report.

NOTE 3: You may need to mark the script as executable before being able to run it.

- c) By analyzing the obtained results:
 - Determine the **size** of the L1 data cache. Justify your answer.
 - Determine the **block size** adopted in this cache. Justify your answer.
 - Characterize the associativity set size adopted in this cache. Justify your answer.

3.1.2 Modeling the L2 Cache

In this part of the assignment, the goal is to experimentally model the characteristics of the L2 cache of the targeted computer platform. To analyze the computer's L2 cache, we will use the same methodology that was introduced in the previous section to model the L1 data cache.

- a) Modify the program cm1.c in order to analyze the characteristics of the L2 cache. (Hint: use the event PAPI_L2_DCM.) Describe and justify the changes introduced in this program.
- b) Compile the program cml.c, execute cml, and plot the variation of the average number of misses (Avg Misses) with the stride size, for each considered dimension of the L2 cache.
- **c)** By analyzing the obtained results:
 - Determine the **size** of the L2 cache. Justify your answer.
 - Determine the **block size** adopted in this cache. Justify your answer.
 - Characterize the **associativity set size** adopted in this cache. Justify your answer.

3.2 Profiling and Optimizing Data Cache Accesses

Often, programmers wishing to improve their programs' performance focus their attention on how the programs affect the computer's caches. In the following, it will be analyzed how simple code changes can help to improve that performance for a matrix multiplication application.

Consider a simple matrix multiplication application, operating on two square matrices of $N \times N$ 16-bit integer elements, with N = 1024. From a mathematical point of view, given two matrices **A** and **B**, with elements a_{ij} and b_{ij} such that $0 \le i, j < N$, the product matrix **C** is defined as:

$$c_{ij} = \sum_{k=0}^{N-1} a_{ik} b_{kj} = a_{i1} b_{1j} + a_{i2} b_{2j} + \dots + a_{i(N-1)} b_{(N-1)j}$$
(1)




Figure 2: Straightforward matrix multiplication.

3.2.1 Straightforward implementation

A straight-forward C implementation of Eq. 1 can look like this:

```
for (i = 0; i < N; ++i) {
   for (j = 0; j < N; ++j) {
      for (k = 0; k < N; ++k) {
        res[i][j] += mull[i][k] * mul2[k][j];
      }
}</pre>
```

The two input matrices are mull and mull. The result matrix res is assumed to be initialized to all zeroes.

The provided program mml.c includes this code sequence and all the necessary initialization steps, as well as the set of statements that are required in order to profile its execution using the PAPI toolbox.

- a) Change to directory mm1/ and analyze de code of the program mm1.c. Identify its source code with the program described above.
 - What is the total amount of memory that is required to accommodate each of these matrices?
- b) Compile the source file mml.c using the provided Makefile and execute it. Fill the table with the obtained data.
- c) Evaluate the resulting L1 data cache *Hit-Rate*.

3.2.2 First Optimization: Matrix transpose before multiplication [2]

By analyzing the obtained results, it can be observed that such a straightforward implementation suffers from a severe penalty in what concerns the amount of L2 cache misses resulting from its access pattern. In fact, while mull matrix is accessed sequentially, the inner loop advances the row number of mull (see Fig. 2), meaning successive accesses to far away memory positions.




Figure 3: Transposed matrix multiplication.

One possible remedy to attenuate such problem is based on matrix transposition. In fact, since each matrix element is accessed multiple times, it might be worthwhile to rearrange ("transpose," in mathematical terms) the second matrix mul2 before using it (see Fig. 3):

$$c_{ij} = \sum_{k=0}^{N-1} a_{ik} b_{jk}^T = a_{i1} b_{j1}^T + a_{i2} b_{j2}^T + \dots + a_{i(N-1)} b_{j(N-1)}^T$$
(2)

After the preliminary transposition step, both matrices may be iterated sequentially. As far as the C code is concerned, it now looks like this:

```
int16_t tmp[N][N];

// transposition
for (i = 0; i < N; ++i) {
    for (j = 0; j < N; ++j) {
        tmp[i][j] = mul2[j][i];
    }
}

// multiplication
for (i = 0; i < N; ++i) {
    for (j = 0; j < N; ++j) {
        for (k = 0; k < N; ++k) {
    res[i][j] += mul1[i][k] * tmp[j][k];
        }
}</pre>
```

Variable tmp is a temporary array to store the transposed matrix.

One direct consequence of this optimization is that it now requires additional accesses to the data memory. Hopefully, this extra cost can be easily recovered, since the 1024 non-sequential accesses per column are usually much more expensive.

a) Change to directory mm2/ and analyze the code of the program mm2.c. Identify its source code with the program described above. Compile this program using the provided Makefile and execute it.

Fill the table with the obtained data.

- **b)** Evaluate the resulting L1 data cache *Hit-Rate*.
- c) Change the code in the program mm2.c in order to include the matrix transposition in the execution time. Compile this program using the provided Makefile and execute it.

Fill the table with the obtained data.

Comment on the obtained results when including the matrix transposition in the execution time.

d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta HitRate$) and the obtained speedups.

3.2.3 Second Optimization: Blocked (tiled) matrix multiply [2]

Despite the good results that may be obtained with the matrix transposition method, in many applications this approach can not be applied, either because the matrix is too large or the available memory is too small. Hence, other alternatives, which do not require the extra copy procedure, should be studied.

The search for an alternative processing scheme should start with a close examination of the involved math and the operations performed by the original implementation. Trivial math knowledge shows that the order of the several additions to obtain each element of the result matrix is irrelevant, as long as

each addend appears exactly once. This understanding will lead to solutions which reorder the additions performed in the inner loop of the original code.

According to the original algorithm, the adopted order to access the elements of matrix mul2 is: $(0,0), (1,0), \ldots, (N-1,0), (0,1), (1,1), \ldots$. Although the elements (0,0) and (0,1) are in the same cache line, by the time the inner loop completes one round, this cache line has long been evicted. For this example, each round of the inner loop requires, for each of the three matrices, 1024 cache lines, which is much more than what is available in most processors' caches.

One possible solution is to simultaneously handle more than one iteration of the middle loop, while executing the inner loop. In this case, several values which are guaranteed to be in cache will be used, thus contributing to a reduction of the L2 cache miss-rate. Hence, to maximize the speedup provided by this technique, it is necessary to adapt the dimension of the sub-matrix under processing to the cache block size, by taking into account the size of each matrix element. As a hypothetical example, considering that a short operand occupies 2-Bytes, this means that a 64-Byte cache block will accommodate 32 matrix elements, thus defining the optimal size for the sub-matrix line to be 32 (see Fig. 4).




Figure 4: Blocked matrix multiplication.

As far as the C code is concerned, it now looks like this:

The most visible change is that the code has six nested loops now. The outer loops iterate with intervals of SUB_MATRIX_SIZE (the cache line size CACHE_LINE_SIZE divided by sizeof (short)). This divides the matrix multiplication in several smaller problems which can be handled with more cache locality. The inner loops iterate over the missing indexes of the outer loops. There are, once again, three loops. The k2 and j2 loops are in a different order. This is done because, in the actual computation, only one expression depends on k2 but two depend on j2.

- a) Change to directory mm3/ and analyze the code of the program mm3.c. Identify its source code with the program described above.
 - Change the program source code in order to comply the algorithm parameterization (sub-matrix line size) with the block size (CLS) that was determined in Section 3.1.
 - How many matrix elements can be accommodated in each cache line?
- **b)** Compile this program using the provided Makefile and execute it. Fill the table with the obtained data.

- c) Evaluate the resulting L1 data cache *Hit-Rate*.
- d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta HitRate$) and the obtained speedup.
- e) Compare the obtained results with those that were obtained for the matrix transpose implementation by calculating the difference of the resulting hit-rates (ΔHitRate) and the obtained speedup. If the obtained speedup is positive, but the difference of the resulting hit-rates is negative, how do you explain the performance improvement? (Hint: study the hit-rates of the L2 cache for both implementations; You may use the following PAPI events PAPI_L2_DCH (or PAPI_L2_DCM) and PAPI_L2_DCA. Run papi_avail to check for available events and understand their meaning.)

References

- [1] Performance Application Programming Interface (PAPI). Webpage. "http://icl.cs.utk.edu/papi", December 2008.
- [2] Ulrich Drepper. What every programmer should know about memory. Technical report, Red Hat, Inc., November 2007.
- [3] PAPI User's Guide.
- [4] PAPI Programmer's Reference.

To assess the cache miss penalty time, we must choose a consistent and relevant stride, and compare the time from a cache size that leads to constant misses and one with mostly hits.

Second Lab Assignment: System Modeling and Profiling

STUDENTS IDENTIFICATION:

Number:	Name:
1104683	Matheus Rabello Noya Alves

2 Exercise

Please justify all your answers with values from the experiments.

1. What is the cache capacity of the computer you used (please write the workstation name)?

Array Size	4KiB	8KiB	16KiB	32KiB	64KiB	128KiB
t2-t1[ms]	0.491	0.994	2.137	5.166	22.886	38.863
# accesses a[i]	409.600	819.200	1.638.400	3.276.800	6.553.600	13.107.200
# mean access time	1.198	1.213	1.304	1.576	3.492	2.965

Workstation lab5p1:

The cache capacity of the computer is 32KB, as shown by the increase in average access time from 32KB to 64 KB, representing the constant cash misses, leading to a increase in time due to access penalty.

Consider the data presented in Figure 1. Answer the following questions (2, 3, 4) about the machine used to generate that data.

2. What is the cache capacity?

The cache capacity of the computer depicted in the graph is 64KB. This can be observed from the fact that, beyond this cache size, the time for read + write instructions significantly increases, representing the fact that the simulated cache is unable to contain all information needed, requiring extra time to fetch the rest of the cache, which leads to the time increase.

3. What is the size of each cache block?

Each block on the computer is 64 entries wide. This can be observed on the graph from the variation in timing from the "fitting" cache sizes (4KB to 64KB). Up untill stride 64, the processor followed an equal time pattern, representing the fact that the cache had constant hits from within the block. However, from stride 64 onwards, the cache will start to fetch blocks either more or less frequently, depending on cache size For larger cache sizes, theese strides more frequently lead to consistent sequential block changes, while in smaller cache sizes theese can lead to a cache "restart" (looping back to the start of the cache) more frequently.

4. What is the L1 cache miss penalty time?

To assess the cache miss penalty time, we must choose a consistent and relevant stride, and compare the time from a cache size that leads to constant misses and one with mostly hits. Choosing the 34 stride and analysing the mostly miss 4MB strand and the mostly hit 64KB, we have approximetly 1000ns and 360ns as miss time and hit time (respectively) leads to approximately 640ns miss penalty time.

3 Procedure


3.1.1 Modeling the L1 Data Cache

a) What are the processor events that will be analyzed during its execution? Explain their meaning.

The processor event to be analysed during the program's execution is the L1 Cache Data Cache Misses, declared in the code through the EventSet. L1 Data Cache Misses counts the number of times the processor fails to find the relevant data on the L1 cache, increasing with each cache miss.

b) Plot the variation of the average number of misses (*Avg Misses*) with the stride size, for each considered dimension of the L1 data cache (8kB, 16kB, 32kB and 64kB).

Note that, you may fill these tables and graphics (as well as the following ones in this report) on your computer and submit the printed version.



cache_size=8192 stride cache_size=8192 stride	e=2 avg_misses=0.000129 avg_time=0.002239 avg_time=0.002212 avg_misses=0.000066 avg_time=0.002184 avg_misses=0.000063 avg_time=0.002230 avg_time=0.002230 avg_time=0.002232 avg_time=0.002196 avg_time=0.002196 avg_time=0.002196 avg_time=0.002055 avg_time=0.002055 avg_time=0.001981 avg_time=0.001981 avg_time=0.001981 avg_time=0.001981 avg_time=0.001981 avg_time=0.001981 avg_time=0.001981 avg_time=0.001981 avg_time=0.001981 avg_time=0.001981 avg_time=0.001981 avg_time=0.001981 avg_time=0.001981 avg_time=0.001981 avg_time=0.001983
cache_size=16384	stride=1 avg_misses=0.000207 avg_time=0.002255 stride=2 avg_misses=0.000168 avg_time=0.002257 stride=4 avg_misses=0.000172 avg_time=0.002266 stride=8 avg_misses=0.000162 avg_time=0.002229 stride=16 avg_misses=0.000174 avg_time=0.002260 stride=32 avg_misses=0.000204 avg_time=0.002207 stride=64 avg_misses=0.000204 avg_time=0.002251 stride=128 avg_misses=0.000051 avg_time=0.002129 stride=512 avg_misses=0.000025 avg_time=0.001997 stride=1024 avg_misses=0.000012 avg_time=0.002083 stride=4096 avg_misses=0.000012 avg_time=0.002166 avg_time=0.002083 avg_time=0.002083
cache_size=32768	stride=1 avg_misses=0.002093 avg_time=0.002220 stride=2 avg_misses=0.003173 avg_time=0.002220 stride=4 avg_misses=0.005231 avg_time=0.002220 stride=8 avg_misses=0.009447 avg_time=0.002218 stride=16 avg_misses=0.019790 avg_time=0.002201 stride=32 avg_misses=0.041915 avg_time=0.002188 stride=64 avg_misses=0.048491 avg_time=0.002090 stride=128 avg_misses=0.123053 avg_time=0.002239 stride=512 avg_misses=0.000151 avg_time=0.002059 stride=2048 avg_misses=0.000036 avg_time=0.002045 stride=8192 avg_misses=0.000010 avg_time=0.002172 stride=16384 avg_misses=0.000006 avg_time=0.002172
cache_size=65536	stride=1 avg_misses=0.015642 avg_time=0.001981 stride=2 avg_misses=0.031255 avg_time=0.001899 stride=4 avg_misses=0.062589 avg_time=0.002187 stride=8 avg_misses=0.125241 avg_time=0.002241 stride=16 avg_misses=0.500987 avg_time=0.002287 stride=64 avg_misses=1.000312 avg_time=0.001878 stride=128 avg_misses=1.024906 avg_time=0.001921 stride=512 avg_misses=1.047621 avg_time=0.001921 stride=512 avg_misses=1.047621 avg_time=0.001922 stride=2048 avg_misses=1.04167 avg_time=0.005722 stride=8192 avg_misses=0.000024 avg_time=0.002186 stride=16384 avg_misses=0.000004 avg_time=0.002186 avg_time=0.002184 avg_time=0.002186

c)	By analyzing the obtained results:
	• Determine the size of the L1 data cache. <u>Justify your answer</u> .
	Based on the data displayed on the graph, the L1 data size capacity is 32KB This can be infered by observing the drastic increase in misses when the cache size surpassess this value, indicating that, as the information to be recorded in the array is larger than the cache, there will be constant overlapping and a need to fetch non-stored parts of the cache, leading to constant misses, when compared to an array that fits entirelly within the cache.
	Determine the block size adopted in this cache. <u>Justify your answer.</u> The block size adopted in this cache. <u>Justify your answer.</u>
	The block size adopted by this cache is 64 bytes long. That can be seen from the sharp increase in miss rate when the stride exceeds this value on fitting cache sizes, indicating that the pre-fetching of the block from memory is not yielding results, as the processor is constantly fetching information from different blocks.

• Characterize the **associativity set size** adopted in this cache. Justify your answer.

Mod	eling the L2 Cach	ne		
		changes introduced in	n this program.	

1.0															
0.8															
0.6															
0.4															
0.2															
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$2^3 2^4$	2^5 2^6	$2^7 2^8$	2^{9}	2^{10}	2^{11}	2^{12}	2^{13}	2^{14}	2^{15}	2^{16}	2^{17}	2^{18}	2^{19}	2^{20}
c) By ana	alyzing the ol	btained res	sults:												
• [Determine the	e size of th	ie L2 cac	he. <u>Ju</u>	stify y	your a	answe	er.							
• 1	Determine the	e block siz	ze adopte	d in th	is cac	che. <u>J</u>	ustify	you:	r ansv	wer.					

 $\bullet \ \ Characterize \ the \ {\color{red}associativity} \ {\color{red}set} \ {\color{red}size} \ {\color{red}adopted} \ in \ this \ {\color{red}cache}. \ {\color{red}\underline{Justify}} \ {\color{red}your} \ {\color{red}answer}.$

ng and Optimizing D	Note Cooks Ass	oggog	

3.2 Pr

a) What is the total amount of memory that is required to accommodate each of these matrices?

To accomodate each of these matrices 524288 bytes are needed. This number can be calculated by multiplying the rows of the matrix by it's columns (512*512), times 2, the number of bytes for each entry.

b) Fill the following table with the obtained data.

Total number of L1 data cache misses	135.063759	$\times 10^6$
Total number of load / store instructions completed	536.872104	$\times 10^6$
Total number of clock cycles	611.560567	$\times 10^6$
Elapsed time	0.203855	seconds

c) Evaluate the resulting L1 data cache *Hit-Rate*:

The resulting Hit-Rate is 0.748424703 (roughly 74.84%). This is the case because we are no accessing the B matrix values' sequentially, which leads to a great number of misses when using the B matrix.

3.2.2 First Optimization: Matrix transpose before multiplication [2]

a) Fill the following table with the obtained data.

Total number of L1 data cache misses	4.216521	$\times 10^{6}$
Total number of load / store instructions completed	536.872081	$\times 10^6$
Total number of clock cycles	542.940524	$\times 10^6$
Elapsed time	0.180980	seconds

h)	Evaluate	the	reculting	T 1	data	cache	Hit_Rat	٥٠
IJ)	Lvaruate	uic	resuming	$_{\rm LI}$	uata	caciie	mi-nai	۲.

The resulting Hit-Rate is 0.9921 (99%).		

c) Fill the following table with the obtained data.

Total number of L1 data cache misses	$\times 10^6$
Total number of load / store instructions completed	$\times 10^6$
Total number of clock cycles	$\times 10^6$
Elapsed time	seconds

Comment on the obtained results when including the matrix transposition in the execution time:

d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta HitRate$) and the obtained speedups.

Δ HitRate = HitRate _{mm2} - HitRate _{mm1} :		
$Speedup(\#Clocks) = \#Clocks_{mm1}/\#Clocks_{mm2}:$		
$Speedup(Time) = Time_{mm1}/Time_{mm2}$:		
Comment:		

To assess the cache miss penalty time, we must choose a consistent and relevant stride, and compare the time from a cache size that leads to constant misses and one with mostly hits.

	w many matrix elements can be accommodated in	each cache line?
Fill	the following table with the obtained data.	
	tal number of L1 data cache misses	×10 ⁶
	tal number of load / store instructions completed	$\times 10^6$
	tal number of clock cycles	×10 ⁶
El	apsed time	seconds
		· 1 C
	npare the obtained results with those that were obtacalculating the difference of the resulting hit-rates	
by c		
by α	calculating the difference of the resulting hit-rates	$(\Delta { m HitRate})$ and the obtained speedup.

e) Compare the obtained results with those that were obtained for the matrix transpose implementation by calculating the difference of the resulting hit-rates ($\Delta HitRate$) and the obtained speedup. If the obtained speedup is positive, but the difference of the resulting hit-rates is negative, how do you explain the performance improvement? (Hint: study the hit-rates of the L2 cache for both implementations;)

To assess the cache miss penalty time, we must choose a consistent and relevant stride, and compare the time from a cache size that leads to constant misses and one with mostly hits. Ch

	Δ HitRate = HitRate _{mm3} - HitRate _{mm2} :
	$Speedup(\#Clocks) = \#Clocks_{mm2}/\#Clocks_{mm3}:$
	Comment:
3.2.3	Comparing results against the CPU specifications
manuf	hat you have characterized the cache on your lab computer, you are going to compare it against the acturer's specification. For this you can check the device's datasheet, or make use of the command u. Comment the results.
_	

A PAPI - Performance Application Programming Interface

The PAPI project [1] specifies a standard Application Programming Interface (API) for accessing hardware performance counters available in most modern microprocessors. These counters exist as a small set of registers that count *Events*, defined as occurrences of specific signals related to the processor's function (such as cache misses and floating point operations), while the program executes on the processor. Monitoring these events may have a variety of uses in the performance analysis and tuning of an application, since it facilitates the correlation between the source/object code structure and the efficiency of the actual mapping of such code to the underlying architecture. Besides performance analysis, and hand tuning, this information may also be used in compiler optimization, debugging, benchmarking, monitoring and performance modeling.

PAPI has been implemented on a number of different platforms, including: Alpha; MIPS R10K and R12K; AMD Athlon and Opteron; Intel Pentium II, Pentium III, Pentium M, Pentium IV, Itanium 1 and Itanium 2; IBM Power 3, 4 and 5; Cell; Sun UltraSparc I, II and II, etc.

Although each processor has a number of events that are native to that specific architecture, PAPI provides a software abstraction of these architecture-dependent *Native Events* into a collection of *Preset Events*, also known as *predefined events*, that define a common set of events deemed relevant and useful for application performance tuning. These events are typically found in many CPUs that provide performance counters. They give access to the memory hierarchy, cache coherence protocol events, cycle and instruction counts, functional unit, and pipeline status. Hence, preset events may be regarded as mappings from symbolic names (PAPI preset name) to machine specific definitions (native countable events) for a particular hardware resource. For example, Total Cycles (in user mode) is mapped into PAPI_TOT_CYC. Some presets are derived from the underlying hardware metrics. For example, Total L1 Cache Misses (PAPI_L1_TCM) is the sum of L1 Data Misses and L1 Instruction Misses on a given platform. The list of preset and native events that are available on a specific platform can be obtained by running the commands papi_avail and papi_native_avail, both provided by the papi source distribution.

Besides the standard set of events for application performance tuning, the PAPI specification also includes both a high-level and a low-level sets of routines for accessing the counters. The high level interface consists of eight functions that make it easy to get started with PAPI, by simply providing the ability to start, stop, and read sets of events. This interface is intended for the acquisition of simple but accurate measurement by application engineers [3, 4]:

- PAPI_num_counters get the number of hardware counters available on the system;
- PAPI_flops simplified call to get Mflops/s (floating point operation rate), real and processor time;
- PAPI_ipc gets instructions per cycle, real and processor time;
- PAPI accum counters add current counts to array and reset counters;
- PAPI_read_counters copy current counts to array and reset counters;
- PAPI_start_counters start counting hardware events;
- PAPI_stop_counters stop counters and return current counts.

The following is a simple code example of using the high-level API [3, 4]:

```
#include <papi.h>
#define NUM_FLOPS 10000
#define NUM_EVENTS 1
int main(){
 int Events[NUM_EVENTS] = {PAPI_TOT_INS};
 long_long values[NUM_EVENTS];
 /* Start counting events */
 if (PAPI_start_counters(Events, NUM_EVENTS) != PAPI_OK)
   handle_error(1);
 do_some_work();
  /* Read the counters */
 if (PAPI_read_counters(values, NUM_EVENTS) != PAPI_OK)
   handle_error(1);
 printf("After reading the counters: %lld\n", values[0]);
 do_some_work();
  /* Add the counters */
 if (PAPI_accum_counters(values, NUM_EVENTS) != PAPI_OK)
   handle error(1):
 printf("After adding the counters: %lld\n", values[0]);
 do_some_work();
  /* Stop counting events */
 if (PAPI_stop_counters(values, NUM_EVENTS) != PAPI_OK)
   handle_error(1);
 printf("After stopping the counters: {ld\n}, values[0]);
```

Possible output:

```
After reading the counters: 441027
After adding the counters: 891959
After stopping the counters: 443994
```

The fully programmable low-level interface provides more sophisticated options for controlling the counters, such as setting thresholds for interrupt on overflow, as well as access to all native counting modes and events. Such interface is intended for third-party tool writers or users with more sophisticated needs.

The PAPI specification also provides access to the most accurate timers available on the platform in use. These timers can be used to obtain both real and virtual time on each supported platform: the real time clock runs all the time (e.g., a wall clock), while the virtual time clock runs only when the processor is running in user mode.

In the following code example, PAPI_get_real_cyc() and PAPI_get_real_usec() are used to obtain the real time it takes to create an event set in clock cycles and in microseconds, respectively [3, 4]:

```
#include <papi.h>
int main(){
  long long start_cycles, end_cycles, start_usec, end_usec;
  int EventSet = PAPI_NULL;
  if (PAPI_library_init(PAPI_VER_CURRENT) != PAPI_VER_CURRENT)
  /*Create an EventSet */
  if (PAPI_create_eventset(&EventSet) != PAPI_OK)
    exit(1);
  /\star Gets the starting time in clock cycles \star/
  start_cycles = PAPI_get_real_cyc();
  /\star Gets the starting time in microseconds \star/
  start_usec = PAPI_get_real_usec();
  do_some_work();
  /\star Gets the ending time in clock cycles \star/
  end_cycles = PAPI_get_real_cyc();
  /\star Gets the ending time in microseconds \star/
  end_usec = PAPI_get_real_usec();
  printf("Wall clock cycles: %lld\n", end_cycles - start_cycles);
prinf("Wall clock time in microseconds: %lld\n", end_usec - start_usec);
```

Possible output:

```
Wall clock cycles: 100173
Wall clock time in microseconds: 136
```