CPE 166 Advance Logic Design

Lab Section 2

Lab 4

Shammah Thao

12/1/20

Table of Contents

Introduction	3
Part 1: SRAM Design	
Design Purpose	
Verilog Data:	
Verilog Code	
Results Discussion	
Part 2,3,4: Simplified Microprocessor Design	6
Design Purpose	
Verilog Data:	
Verilog Code	
Results Discussion	
Conclusion	17

Introduction:

In this 4-part lab we were to design a SRAM design that reads and write data and a simplified Microprocessor. A SRAM is a type of random-access memory that uses latching circuitry to store each bit. It loses it data every time the power is lose making it faster than dram. A microprocessor, on the other hand, is a computer processor that is implemented on a single integrated circuit of MOSFET construction. The microprocessor is a multipurpose, clock-driven, register-based, digital integrated circuit that accepts binary data as input, processes it according to instructions stored in its memory, and provides results (also in binary form) as output. Microprocessors contain both combinational logic and sequential digital logic. Microprocessors operate on numbers and symbols represented in the binary number system.

Part 1: SRAM

Design Purpose:

The purpose of this part of the lab is to write in Verilog a sram that could read and write in 4 bits in a 32-address location. The coding would include 2 parts, the ram and the memory which was given to us and we would have to compete.

Verilog Design:

WE	CS	OE	Function
X	L	X	High-z
L	Н	L	High-z
L	Н	H	Read Data
H	Н	X	Write Data

Figure 1: SRAM Function Table

Verilog Code:

Mem_fsm

Source Code	Testbench
`timescale 1ns / 1ps	
module	
mem_fsm(clk,reset,address,data,cs,we,oe	
);input clk, reset;	
output [3:0] address;	
inout [3:0] data;	
output cs, we, oe;	
reg cs, we, oe;	
reg [5:0] address;	
reg [3:0] data_reg;	
reg [2:0] state;	
parameter idle = 3'b000, s1= 3'b001, s2=	
3'b010, s3=3'b011;	
assign data = data_reg;	
always@(posedge clk or posedge reset)	
begin	
if (reset)	
begin	
state <= idle;	
address <= 0;	
end	
else	
case (state)	
idle: begin	
state <= s1;	
address <= 0;	
end	
s1: begin	
$state \le s2;$	
address <= 0;	
end	
s2: begin	
if(address == 32) begin	
state <= s3;	
end	
else begin	
address <= address + 1;	
state <= s2;	
end	

```
end
s3: begin
if(address == 0) begin
state <= s1;
end
else begin
address <= address - 1;
state \leq s3;
end
end
default: begin
state <= idle;
address \le 0;
end
endcase
end
always@(state)
begin
case (state)
idle: begin
cs = 0;
we = 0;
oe = 0;
data_reg = 4'bZZZZ;
end
s1: begin
cs = 1;
we = 1;
oe = 0;
data_reg = 4'b1010;
end
s2: begin
cs = 1;
we = 1;
oe = 0;
data_reg = 4'b1010;
end
s3: begin
cs = 1;
we = 0;
oe = 1;
end
default: begin
```

```
cs = 0;

we = 0;

oe = 0;

data_reg = 4'b1010;

end

endcase

end


endmodule
```

Ram

Source Code	Test bench
module SRAM (address, data, cs, we, oe);	
input cs, we, oe;	
input [5:0] address;	
inout [7:0] data;	
reg [7:0] data_out;	
reg [7:0] mem [0:1023];	
assign data = $(cs && oe && !we)$? data_out:	
8'bzzzzzzzz;	
always @ (cs or we or data or address)	
if (cs && we)	
mem [address] = data;	
always @ (cs or we or data or address or data)	
begin	
if (cs && !we && oe)	
data_out = mem[address];	
end	
endmodule	

Top

Source Code	Testbench
module top(clk, reset, address, data,	module top_tb();
cs, we, oe);	reg clk, reset;
input clk, reset, cs, we, oe;	wire [5:0] address;
output [7:0] address;	wire [3:0] data;
inout [3:0] data;	top
	<pre>uut(.clk(clk),.reset(reset),.address(address),.data(data));</pre>
	always begin
mem_fsm g1(.clk(clk), .reset(reset),	#5 clk = ~clk;
.address(address), .data(data),	end
.cs(cs), .we(we), .oe(oe));	initial begin



Result Discussion:

The result came out as intended. Getting the solution was easier than expected. I assumed we were supposed to add more states to the mem_fsm which made it more complicated than it was. The shorter the code was the easier it was since it was just a simply fill in the blank. It was a good reminder of the Verilog coding along with fsm.

Part 2,3,4: Simplified Microprocessor Design

Design Purpose:

The purpose of this was to make a simplified microprocessor diagram with two input into a fsm which leads to a datapath that accepts an additional 4 inputs, giving us 3 outputs in arrays. There was about 3 part to this lab which are required to be join together in a hierarchy format.

$$R2 = M0 + (not M1) + Cin$$




Figure 4-1. Simplified microprocessor block diagram




Table 4-1. ALU truth table

S[2]	S[1]	S[0]	ALU Output F
0	0	0	F=A+B+Cin
0	0	1	F=A+B'+Cin
0	1	0	F=B
0	1	1	F=A
1	0	0	F= A AND B
1	0	1	F= A OR B
1	1	0	F= A'
1	1	1	F = A XOR B





Figure 4-3. Simplified microprocessor control path block diagram


Verilog Code:

Mux 2 to 1

Source Code	Testbench
module mux2to1(d0, d1, s, y);	module mux2to1_tb;
input[3:0] d0, d1;	reg[3:0] d0, d1;
input s;	reg s;
output reg[3:0] y;	wire[3:0] y;
always@(d0 or d1 or s) begin	mux2to1 u1(d0, d1, s, y);
if(s) y = d1;	initial begin
else $y = d0$;	d1 = 0; $d0 = 0$; $s = 0$;



Mux4to1




- 1	Name	Value	0 ns	5 ns	10 ns	15 ns	20 ns	25 ns	30 ns	35 ns
>	₩ d0[3:0]	0					0			
>	V d1[3:0]	1					1			
>	V d2[3:0]	2					2			
>	W d3[3:0]	3					3			
>	₩ sel[1:0]	3		o	X	1	X	2	*	3
>	₩ y[3:0]	3		o	X	1	X	2	*	3

Diff

Source Code	Testbench
module diff (clk, clr, d, q, ce);	module diff_tb;
input[3:0] d;	reg[3:0] d;
input clk, ce, clr;	reg clk, clr, ce;
output reg[3:0] q;	wire[3:0] q;
always@(posedge clr or posedge clk)	diff u1(clk, clr, d, q, ce);
begin	initial $clk = 0$;
$if(clr) q \ll 0;$	always $#10 \text{ clk} = \sim \text{clk};$
else if(ce) $q \ll d$;	initial begin
end	clr = 1; d = 1; ce = 1;
endmodule	#20 clr = 0;
	#20 ce = 0;
	#40 \$stop;
	end
	endmodule
Name Value 0 ns 10 ns 20 ns	Column


ALU

```
Source Code
                                                   Testbench
module alu(a, b, s, cin, y);
                                                   module alu_tb;
input[3:0] a, b;
                                                   reg[3:0] a, b;
input[2:0] s;
                                                   reg[2:0] s;
input cin;
                                                   reg cin;
output reg[3:0] y;
                                                   wire[3:0] y;
                                                   alu u1(a, b, s, cin, y);
always@(a or b or s or cin or y) begin
                                                   initial begin
case(s)
                                                   s = 0; a = 1; b = 2; cin = 1;
                                                   #10 s = 1; a = 1; b = 0; cin = 1;
3'b000: y = a + b + cin;
3'b001: y = a + \sim b + cin;
                                                   #10 s = 2; a = 1; b = 0; cin = 1;
3'b010: y = b;
                                                   #10 s = 3; a = 1; b = 0; cin = 1;
3'b011: y = a;
                                                   #10 s = 4; a = 1; b = 0; cin = 1;
3'b100: y = a \& b;
                                                   #10 s = 5; a = 1; b = 0; cin = 1;
3'b101: y = a \mid b;
                                                   #10 s = 6; a = 1; b = 0; cin = 1;
3'b110: y = -a;
                                                   #10 s = 7; a = 1; b = 0; cin = 1;
3'b111: y = a \wedge b;
                                                   #10 $stop;
endcase
                                                   end
end
                                                   endmodule
endmodule
```



Datapath

```
Source Code
                                                          Testbench
module dp(m0, m1, m2, cin, clr, w, ce, sel, s, clk, r0,
                                                          module dp_tb;
r1, r2);
                                                           reg[3:0] m0, m1, m2, ce;
input clk, clr, cin;
                                                           reg[2:0] w, s;
input[3:0] m0,m1,m2,ce;
                                                           reg[1:0] sel;
input[2:0] w, s;
                                                           reg clk, clr, cin;
                                                           wire [3:0] r0, r1, r2;
input[1:0] sel;
output[3:0] r0, r1, r2;
                                                          dp uut(m0, m1, m2, cin, clr, w, ce, sel,
                                                          s, clk, r0, r1, r2);
wire [3:0] y0, y1, y2, y3, a, b;
mux2to1 g1(.d0(m0),.d1(a), .s(w[0]), .y(y0));
                                                           initial begin
mux2to1 g2(.d0(m1),.d1(a), .s(w[1]), .y(y1));
                                                           clr = 1'b1; w = 3'b000; ce = 4'b0000;
mux2to1 g3(.d0(m2),.d1(a), .s(w[2]), .y(y2));
                                                          sel = 2'b00; s = 3'b000; clk = 1'b0; m2
                                                          = 4'b0000;
diff d1(.clk(clk), .clr(clr), .ce(ce[0]), .d(y0), .q(r0));
                                                           m0 = 4'b0101; m1 = 4'b0011;
diff d2(.clk(clk), .clr(clr), .ce(ce[1]), .d(y1), .q(r1));
                                                           cin = 1;
diff d3(.clk(clk), .clr(clr), .ce(ce[2]),.d(y2),.q(r2));
                                                           end
diff d4(.clk(clk), .clr(clr), .ce(ce[3]),.d(y3),.q(a));
                                                           always #1 clk = \simclk;
                                                           initial begin
mux4to1
                                                           #8; clr = 1'b0;
g4(.d0(r0),.d1(r1),.d2(r2),.d3(4'b0000),.sel(sel),.v(b));
                                                           #2; ce = 4'b0011; sel = 2'b00; s =
                                                          3'b010;
                                                           #2; ce = 4'b1011;
alu a1(.a(a),.b(b),.s(s),.cin(cin),.y(y3));
endmodule
                                                           #2; ce = 4'b0011; sel = 2'b01; s =
                                                          3'b001;
                                                           #2; ce = 4'b1000;
                                                           #2; ce = 4'b0100; w = 3'b100;
                                                           #2; w = 3'b000; ce = 4'b0000; sel =
                                                          2'b00; s = 3'b000;
                                                           #8; $stop;
                                                           end
                                                          endmodule
```




FSM

Source Code	Testbench
module fsm(clk, reset, clr, w, ce, sel, s);	module fsm_tb;
input clk, reset;	reg clk, reset;
output reg clr;	wire clr;
output reg [2:0] w, s;	wire [1:0] sel;
output reg [1:0] sel;	wire [2:0] w, s;
output reg [3:0] ce;	wire [3:0] ce;
	fsm uut(clk, reset, clr, ce, w, s, sel);
reg [2:0] cs, ns;	always
parameter s0=0, s1=1, s2=2, s3=3, s4=4,	begin
s5=5;	#5 clk = ~clk;
	end
always@(posedge clk or posedge reset)	initial
begin	begin
	clk = 0;
if(reset) begin	#2 reset = 1;
$cs \le s0;$	#10 reset = 0;
end else begin	#150
cs <= ns;	\$stop;
end	end
	endmodule
end	
always@(cs) begin	
case(cs)	
s0: begin	
clr = 1'b1;	
w = 3'b000;	
s = 3'b000;	
sel = 2'b00;	

```
ce = 4'b0000;
ns \le s1;
end
s1: begin
clr = 1'b0;
w = 3'b101;
s = 3'b000;
sel = 2'b00;
ce = 4'b0111;
ns <= s2;
end
s2: begin
clr = 1'b0;
w = 3'b100;
s = 3'b010;
sel = 2'b11;
ce = 4'b1000;
ns \le s3;
end
s3: begin
clr = 1'b0;
w = 3'b100;
s = 3'b001;
sel = 2'b10;
ce = 4'b1000;
ns \le s4;
end
s4: begin
clr = 1'b0;
w = 3'b000;
s = 3'b000;
sel = 2'b00;
ce = 4'b0100;
ns \le s5;
end
s5: begin
clr = 1'b0;
w = 3'b000;
s = 3'b000;
```

Top

```
Source Code
                                                 Testbench
module top(sw1, clk, m0, m1, m2, cin, r0, r1,
                                                 module top_tb;
                                                 reg[3:0] m0,m1,m2,ce;
r2);
input clk, sw1, cin;
                                                 reg[2:0] w,s;
input [3:0] m0, m1, m2;
                                                 reg[1:0] sel;
output[3:0] r0,r1,r2;
                                                 reg sw1, clk, clr, cin;
                                                  wire [3:0] r0,r1,r2;
wire clr;
                                                  top utt(sw1, clk, m0, m1, m2, cin, r0, r1, r2);
wire [1:0] sel;
wire [2:0] w,s;
                                                 initial
                                                 begin
wire [3:0] ce, r0,r1,r2;
fsm g1(.reset(sw1), .clk(clk), .clr(clr), .w(w),
                                                  sw1=1;
.ce(ce), .sel(sel), .s(s));
                                                 clr = 1'b1; w= 3'b000; ce= 4'b0000;
dp g2(.m0(m0), .m1(m1), .m2(m2), .cin(cin),
                                                 sel=2'b00; s=3'b000; clk=1'b0; m2=
.clr(clr), .w(w), .ce(ce), .sel(sel),
                                                 4'b0000;
.s(s),.clk(clk),.r0(r0),.r1(r1),.r2(r2));
                                                 m0=4'b0000; m1=4'b0000;
endmodule
                                                 cin = 1;
                                                 end
                                                  always #1 clk =~clk;
                                                 initial begin
                                                 #10; sw1 = 0;
                                                 #8; clr = 1'b0;
                                                 #2; ce = 4'b0011; sel = 2'b00; s = 3'b010;
                                                 #2; ce = 4'b1011;
                                                 #2; ce = 4'b0011; sel = 2'b01; s= 3'b001;
                                                 #2; ce = 4'b1011;
```



Result Discussion:

The result came out as it should. There was difficulty combining all the coding together since it has been a while since working with Verilog but looking back at old project does help a lot. The only issue I had was logic issue and sometime there might be a mistake in a random while that makes it so the whole file does not work. The testbench at the end also confused me a bit since I overthink to the point where I was confused on what we are testing, but at the end the result came out just fine.

Conclusion:

This part of the lab does sum everything that we learn up till now into one project. This coding requires me to think about the very beginning of the course which was a great thing since I could relearn what was already taught. Each part target specific thing such a fsm, state machine coding, and hierarchy design. Although it was quite difficult to jump back into coding that we have done in a while. I am more familiar with verilog coding compared to HDML coding so I would prefer that over the other. Overall, this lab was helpful in being a reminder of how to code hierarchy along with fsm and state machine.