

California State University, Sacramento
The College of Engineering and Computer Science


CPE 166 Advanced Logic Design

Midterm

Fall 2020

Student Name: Shammah Thao

1. [23 points]. (1). Write the Verilog program for the following combinational circuit.



```

module cir1 (A, B, C, D, E, S, Y );

input  _____A,B,C,D,E,S_____ ;

output _____Y_____ ;

wire  _____M,F,G_____ ;

assign M = _____A & B_____ ;

assign F = _____M ^ C_____ ;

assign G = _____F | ~D_____ ;

assign Y = _____~ (G & E & S)_____ ;

endmodule

```

- (2). Complete the testbench for the above circuit to generate testing cases for all possible values of A, B, C, D, E, and S.

```

module tb;

__reg_____ A, B, C, D, E, S;
__wire_____ Y;
__integer_____ i;

_ex1 uut( .A(A), .B(B), .C(C), .E(E), .S(S)) _____ ;

initial
begin
    { A, B, C, D, E, S } = __0_____ ;
    for ( i=0; i < __64_____ ; i=i+1)
    begin
        #5 _____A,B,C,D,E,S_____ ;
    end
    #5 $stop;
end
endmodule

```

2.[27 points] Use Verilog hierarchical design method to design the following circuit.

1). Design clock rising edge triggered 1-bit D FlipFlop with asynchronous reset.


```

module dff (D, clk, reset, Q);
  input      _____ D,clk,reset _____;
  output     _____ Q _____;
  reg        _____ Q _____;

  always@( _____posedge _____clk _____ or _____posedge reset _____ )
  begin
    if (reset)
      _____ Q <= 1'b0 _____;
    else
      _____ Q <= D; _____;
  end
end
endmodule

```

2). Use dff above to implement the following circuit and complete the Verilog design.



```

module cir2 (D, CLK, RESET, Q);
  input      _____[1:0]D _____;
  input      _____CLK, RESET _____;
  output     _____[1:0]Q _____;
  wire       _____[1:0]M _____;

  dff  g0(.D(D[0]), .clk(CLK), .reset(RESET), .Q(M[0]));

  dff  g1(.D(D[1]), .clk(CLK), .reset(RESET), .Q(M[1]));


  dff  g2(.D(M[0]), .clk(CLK), .reset(RESET), .Q(Q[0]));

  dff  g3(.D(M[1]), .clk(CLK), .reset(RESET), .Q(Q[1]));

endmodule

```

3. [30 points] A finite state machine is described using a state diagram shown below.



Write the complete Verilog code for the above finite state machine.


<pre> module fsm(reset, clk, w, y); input reset, clk, w; output y; reg y; reg [1:0] cs, ns; parameter S0=2'b'00, S1=2'b'01, S2=2'b'10; always@(cs) begin case(cs) S0: y=0; S1: y=1; S2: y=0; default y=0; endcase end always@(cs or w) begin case(cs) S0: if(w) ns=S1; else ns=S0; S1: if(w) ns=S2; else ns=S0; S2: if(w) ns=S2; else ns=S0; default: ns=S0; endcase end end </pre>	<pre> // continue your code here. </pre>
---	--

```

always@(posedge clk or posedge reset)
begin
  if(reset) cs <= S0;
  else cs <= ns;
  end
end module

```

4. [20 points] Complete the following circuit design in VHDL.



Library IEEE;

Use IEEE.STD_LOGIC_1164.ALL;

entity cir4 is

Port (A, B: in std_logic ;

C: in std_logic_vector [2 downto 0] ;

S: in std_logic_vector [1 downto 0] ;

Y: out std_logic);

End cir4;

architecture design of cir4 is

signal W: std_logic ;

Begin

W <= A and B ;

Y <= W when S='00' else

```
_____C(0)_____ when _____S='01'_____ else  
_____C(1)_____ when _____S='10'_____ else  
_____C(2)_____ ;
```

```
end design;
```