CPE 166 Advance Logic Design
Lab Section 2
Shammah Thao
11/13/20

Contents	
Introduction	3
Part 1: Hamming Code Generator	3
Design Purpose	
Verilog Data:	3
Verilog Code	4
Results Discussion	8
Part 2: Pseudorandom Number Generator	8
Design Purpose	8
Verilog Data:	8
Verilog Code	9
Results Discussion	11
Part 3: Algorithmic State Machine (ASM) Charts	11
Design Purpose	11
Verilog Data:	11
Verilog Code	13
Results Discussion	16
Part 4: Stopwatch	17
Design Purpose	17
Verilog Data:	17
Verilog Code	18
Results Discussion	22
Conclusion	23

Introduction:

This lab was a 4-part lab that features coding in VHDL. VHDL, is another type of hardware description language originally founded in 1983, the hardware description language is used in electronic design automation to describe digital and mixed-signal systems such as field-programmable gate arrays and integrated circuits. VHDL can also be used as a general-purpose parallel programming language. Like Verilog, it accomplishes the same tasks needed to create logical circuits, with a slightly higher level of description than Verilog. VHDL that we did in this lab is going to be the foundation for other coding in VHDL.

PART 1: (7, 4) Hamming Code Generator

Design Purpose:

For this part of the lab, we made a Hamming Code generator. Hamming is a linear error-correcting code that encodes four bits of data into seven bits by adding three even parity bits. To begin we first used the given coding for the Parity function then expanded it to an Even Parity 3-bit input then are both combined into the hamming code.

Verilog Design:




Figure 1. (7, 4) hamming code diagrams

In the above figure, D7, D6, D5 and D3 are input data,

- · P4 is the even parity bit of binary data D7, D6 and D5;
- · P2 is the even parity bit of binary data D7, D6 and D3;
- P1 is the even parity bit of binary data D7, D5 and D3.

The interface of this design is shown in Table 1.

Table 1. (7, 4) hamming code interface signals

Port Direction	Port Size
Input	1 bit
Output	7 bits (7 downto 1)
	Input Input Input Input

Verilog Coding:

Step 1


My_Pack.vhdl

```
Source Code
library ieee;
use ieee.std_logic_1164.all;
package MY_PACK is
function PARITY (D: std_logic_vector) -- declaration of function
return std_logic;
end MY_PACK;
package body MY_PACK is
function PARITY (D: std_logic_vector) -- implementation of function inside the package
body
return std_logic is
variable TMP : std_logic;
begin
TMP := D(0);
for J in 1 to D'high loop
TMP := TMP \text{ xor } D(J);
end loop; -- works for any size of D
return TMP;
end PARITY; -- even parity
end MY_PACK;
```

Step 2

PAR.vhdl

Source Code	TestBench
library ieee;	library IEEE;
use ieee.std_logic_1164.all;	use IEEE.STD_LOGIC_1164.ALL;
use work.MY_PACK.all;	
entity PAR is	Uncomment the following library
<pre>port(db: in std_logic_vector(2 downto 0);</pre>	declaration if using
pb: out std_logic);	arithmetic functions with Signed or
end PAR;	Unsigned values
architecture ARCH of PAR is	use IEEE.NUMERIC_STD.ALL;
begin	
pb <= PARITY(db);	Uncomment the following library
end ARCH;	declaration if instantiating
	any Xilinx leaf cells in this code.
	library UNISIM;
	use UNISIM.VComponents.all;



Step 3
Hamming.vdhl

Source Code	TestBench
library IEEE;	library IEEE;
use IEEE.STD_LOGIC_1164.ALL;	use IEEE.STD_LOGIC_1164.ALL;
entity hamming is	Uncomment the following library
port (declaration if using
D3 : in std_logic;	arithmetic functions with Signed or
D5 : in std_logic;	Unsigned values
D6 : in std_logic;	use IEEE.NUMERIC_STD.ALL;
D7 : in std_logic;	
DOUT : out std_logic_vector	Uncomment the following library
(7 downto 1)	declaration if instantiating
);	any Xilinx leaf cells in this code.
end hamming;	library UNISIM;
	use UNISIM.VComponents.all;
architecture Behavior of hamming is	

```
signal P1, P2, P4: std_logic;
                                              entity hamming_tb is
begin
                                              -- Port ();
       P1 <= D3 xor D5 xor D7;
                                              end hamming_tb;
       P2 <= D3 xor D6 xor D7;
       P4 <= D5 xor D6 xor D7;
                                              architecture Behavioral of hamming_tb is
       DOUT <= D7 & D6 & D5 & P4 & D3
                                                 component hamming
& P2 & P1;
                                                 port (D3: in std_logic;
                                                    D5: in std_logic;
end Behavior;
                                                    D6: in std logic;
                                                    D7: in std_logic;
                                                    DOUT: out std_logic_vector);
                                                 end component;
                                                 signal D3: std_logic;
                                                 signal D5: std_logic;
                                                 signal D6: std_logic;
                                                 signal D7 : std_logic;
                                                 Signal DOUT: std_logic_vector (7 downto
                                              1);
                                              begin
                                                 dut: hamming port map(
                                                   D3 => D3,
                                                   D5 => D5,
                                                   D6 => D6,
                                                   D7 => D7,
                                                   DOUT => DOUT);
                                              stimuli: process
                                              begin
                                                 D3 <= '0';
                                                 D5 \le '0';
                                                 D6 <= '0':
                                                 D7 \le '0';
                                                 wait for 10ns;
                                                 D3 <= '1';
                                                 D5 <= '0';
                                                 D6 \le '0';
                                                 D7 <= '0';
                                                 wait for 10ns;
                                                 D3 \le '0';
                                                 D5 <= '1';
                                                 D6 <= '0';
                                                 D7 <= '0';
                                                 wait for 10ns;
```

```
D3 <= '0';
D5 <= '0';
D6 <= '1';
D7 <= '0';
wait for 10ns;
D3 \le '0';
D5 <= '0';
D6 \le '0';
D7 <= '1';
wait for 10ns;
D3 \le '0';
D5 <= '0';
D6 <= '1';
D7 <= '1';
wait for 10ns;
D3 <= '0';
D5 <= '1';
D6 \le '0';
D7 <= '1';
wait for 10ns;
D3 <= '1';
D5 <= '0';
D6 <= '0';
D7 <= '1';
wait for 10ns;
D3 \le '0';
D5 <= '1';
D6 <= '1';
D7 <= '0';
wait for 10ns;
D3 <= '1';
D5 <= '0';
D6 <= '1';
D7 <= '0';
wait for 10ns;
D3 <= '1';
D5 <= '1';
D6 \le '0';
D7 <= '0';
wait for 10ns;
D3 <= '1';
D5 <= '1';
D6 <= '1';
D7 <= '1';
wait for 10ns;
wait;
```



The code ran as expected. The only issues I had was at the beginning my testbench wasn't meeting expectation, leading to some errors but after some correction I was about to fix it up for the demo. I also had an issue with my Par testbench which affect my final testbench since there was an error there, it wasn't able to run the simulation, but I was able to catch on to that was able to correct it.

Part 2: Pseudorandom Number Generator

Design Purpose:

For this part of the lab, we made a Pseudorandom number generator using linear feedback shift register. The input bit is the output of a linear logic function of two or more of its previous states. The sequences that are closer to truly random can be generated using hardware random number generators, pseudorandom number generators are important in practice for their speed in number generation and their reproducibility.

Verilog Design:




Figure 2. 4-stage LFSR diagram

The figure above, features the linear feedback shift register used in the first part of the coding.





Figure 1. 5-stage LFSR diagram

The figure above shows the final circuit for the Pseudorandom number generator.

Verilog:

Step 1 and step 2

Source Code	Testbench
Library ieee;	Library ieee;
Use ieee.std_logic_1164.all;	Use ieee.std_logic_1164.all;
Entity Ifsr is	Entity lfsr_tb is
Port (reset, clk: in std_logic;	End lfsr_tb;
Q: out std_logic_vector (3 downto 0));	Architecture tb of lfsr_tb is
End lfsr;	signal clk, reset: std_logic;
Architecture beh of lfsr is	signal Q: std_logic_vector (3 downto 0);
Signal m: std_logic_vector (3 downto 0);	component lfsr
Begin	Port (reset, clk: in std_logic;
Process(reset, clk)	Q: out std_logic_vector (3 downto 0));
Begin	End component;
If $(reset = '1')$ then	Begin
$m \le (0 = 1'), others = 0'); value of$	uut: lfsr port map(reset, clk, Q);
"0001"	Process
elsif (rising_edge(clk)) then	Begin
$m(3 \text{ downto } 1) \le m(2 \text{ downto } 0);$	Clk <= '0';
$m(0) \le m(2) \text{ xor } m(3);$	Wait for 5 ns;
end if;	Clk <= '1';
end process;	Wait for 5 ns;
Q <= m;	End process;
end beh;	Process
	Begin
	Reset <= '1';
	Wait for 2 ns;





Step 2.

Source Code	Testbench
Library ieee;	Library ieee;
Use ieee.std_logic_1164.all;	Use ieee.std_logic_1164.all;
Entity Ifsr is	Entity lfsr_tb is
Port (reset, clk: in std_logic;	End lfsr_tb;
Q: out std_logic_vector (4 downto 0));	Architecture tb of lfsr_tb is
End lfsr;	signal clk, reset: std_logic;
Architecture beh of lfsr is	signal Q: std_logic_vector (4 downto 0);
Signal m: std_logic_vector (4 downto 0);	component lfsr
Begin	Port (reset, clk: in std_logic;
Process(reset, clk)	Q: out std_logic_vector (4 downto 0));
Begin	End component;
If $(reset = '1')$ then	Begin
$m \le (0 = 1'), others = 0'); value of$	uut: lfsr port map(reset, clk, Q);
"0001"	Process
elsif (rising_edge(clk)) then	Begin
$m(4 \text{ downto } 1) \le m(3 \text{ downto } 0);$	Clk <= '0';
$m(0) \le m(1) \text{ xor } m(4);$	Wait for 5 ns;
end if;	Clk <= '1';
end process;	Wait for 5 ns;
Q <= m;	End process;
end beh;	Process
	Begin
	Reset <= '1';
	Wait for 2 ns;
	Reset <= '0';
	Wait for 200 ns;
	Wait;
	End process;
	End tb;



The coding for this part of the lab wasn't as difficult as I thought it was going to be. I had to used VHDL examples from part one to be able to do this and the result came out okay. The coding was like the codes that was already given to us, and with some modification and adding some more codes in it was able to work


Part 3: Algorithmic State machine (ASM) charts


Design Purpose:

This part of the lab is learning how to code a Algorithmic State Machine (ASM) in VHDL. The algorithmic state machine is a method for design finite state machine. It is used to represent diagrams of digital integrated circuits. Its is like a state diagram but more structure and easier to understand. It is a method of describing the sequential operations of a digital system.

Verilog Design:

We had to first review that we knew about ASM from class then use its to understand the diagram that was given to us.





The figure above shows a ASM chart that has two moore output Y and Z. Y asserted in the M1 state and Z is asserted in the M3 state. It has a mealy output asserted when X is logic high in the M2 state.




Figure 1. ASM diagram

Verilog Chart:

Source Code	Testbench
Library ieee;	
Use ieee.std_logic_1164.all;	
entity chart is	
port (reset, clk, x: in std_logic;	
y, z, w: out std_logic;	
ckcs, ckns: out std_logic_vector (1 downto	
(0));	
end chart;	
architecture beh of chart is	
constant M0: std_logic_vector(1 downto 0) :=	
"00";	

```
constant M1: std_logic_vector(1 downto 0) :=
"01";
constant M2: std_logic_vector(1 downto 0) :=
"10";
constant M3: std_logic_vector(1 downto 0) :=
"11";
signal cs, ns: std_logic_vector (1 downto 0);
begin
ckcs <= cs;
ckns <= ns;
process(reset, clk)
begin
If (reset = '1') then
cs \le M0;
elsif (rising_edge(clk)) then
cs \le ns;
end if;
end process;
process(cs, x)
begin
case (cs) is
when M0 \Rightarrow if (x='1') then
ns \ll M0;
else
ns \leq M1;
end if:
when M1 \Rightarrow if (x='1') then
ns \le M2;
else
ns \le M1;
end if:
when M2 \Rightarrow if (x = '0') then
ns \le M0;
else
ns \le M3;
end if:
when M3 \Rightarrow ns \ll M1;
when others=> ns \le M0;
end case;
end process;
y \le '1' \text{ when } (cs = M1) \text{ else } '0';
z \le '1' \text{ when } (cs = M3) \text{ else '0'};
w \le '1' \text{ when } ((cs = M2) \text{ and } (x = '1'))
else '0':
end beh;
```

ASM

```
Source Code
                                                 Testbench
library IEEE;
                                                 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
                                                 use IEEE.STD_LOGIC_1164.ALL;
entity asm is
port(
                                                 entity asm_tb is
     reset, clk, x: in std_logic;
                                                 end asm_tb;
     y1: out std_logic;
    y0, z: out std logic vector(1 downto 0);
                                                 architecture Behavioral of asm_tb is
     ckcs, ckns: out std_logic_vector (1
                                                 component asm
downto 0)
                                                    port(reset, clk, x: in std_logic;
                                                      y1: out std logic;
    );
end asm;
                                                      y0, z: out std_logic_vector(1 downto 0);
                                                      ckcs, ckns: out std logic vector (1
architecture Behavioral of asm is
                                                 downto 0)
  constant s0: std logic vector(1 downto 0)
                                                      );
= "00";
                                                 end component;
                                                 signal reset,clk,x,y1:std_logic;
  constant s1: std_logic_vector(1 downto 0)
= "01";
                                                 signal y0,z,ckcs,ckns:std_logic_vector(1
                                                 downto 0);
  constant s2: std_logic_vector(1 downto 0)
:= "10";
  constant s3: std logic vector(1 downto 0)
                                                 begin
:= "11";
                                                    DUT:asm port
                                                 map(reset,clk,x,y1,y0,z,ckcs,ckns);
                                                    process
  signal cs, ns: std_logic_vector(1 downto 0);
begin
                                                      begin
  ckns <= ns;
                                                         clk <='0';
  ckcs <= cs;
                                                         wait for 5ns;
                                                         clk <='1';
  process(reset, clk) begin
                                                         wait for 5ns;
     if(reset = '1') then
                                                         end process;
       cs \le s0:
     elsif(rising_edge(clk)) then
                                                   x <= '1', '0' after 10 ns, '1' after 40 ns, '0'
       cs \le ns:
                                                 after 60 ns, '1' after 80ns, '0' after 120ns, '1'
     end if:
                                                 after 160 ns, '0' after 200 ns, '1' after 300 ns,
                                                 '0' after 350 ns;
   end process;
  process(cs, x) begin
                                                 Process
     case(cs) is
                                                 Begin
          when s0 =>
                                                    Reset <= '1';
             if(x='1') then
                                                    Wait for 2 ns;
               ns \le S1;
                                                    Reset <= '0';
             else
                                                    Wait for 400 ns;
                                                    Wait:
               ns \le s0:
             end if:
                                                 End process;
```

```
when s1 =>
                                                          end Behavioral;
              if(x='1') then
                  ns <= s1;
               else
                  ns \le s2;
               end if;
           when s2 = >
              if(x='1') then
                  ns <= s1;
               else
                  ns \le s3;
               end if:
          when s3 =>
              ns \le s0;
           when others =>
              ns \le s0;
          end case;
     end process;
        y1 \le '1' \text{ when } (cs = s1) \text{ else } '0';
        z(0) \le '1' \text{ when } (cs=s1) \text{ and } (x='1')
else '0':
        y0(0) \le '1' \text{ when } (cs=s2) \text{ else } '0';
        z(1) \le '1' when (cs = s2) and (x='1')
else '0';
        y0(1) \le '1' when (cs = s3) else '0';
end Behavioral;
 la reset
 l⊌ clk
```

The coding for this one was not bad it was just some modification to the code that was already given to us and that was pretty much it. It was not that difficult overall, and the result came out okay.

Part 4: Stopwatch Design

Design Purpose:

The project is to design a Stopwatch in vhdl by using hierarchical design approach. It goes from coding the clock function to the fsm then to the final watch code. The purpose would be to learn how to use hierarchical design in VHDL, which is different from Verilog coding.

Verilog Design:




Figure 1. Stopwatch block diagram

The top-level I/O ports used in this design are shown below.

Port Size Port Names Port Direction start Input 1 stop Input 1 1 clk Input reset Input 1 у3 Output 4 4 y2 Output 4 Output у1 4 y0 Output

Table 1. I/O ports for the stopwatch design

The stopwatch design has the following features:

- 1). The frequency of the input "clk" signal is 10 Hz.
- 2). At any time, if the "reset" input is logic high, the output of the stopwatch will be zero.
- 3). When the "start" input is logic high, the stopwatch will start counting.
- 4). When the "stop" input is logic high, the stopwatch will stop, but the stopwatch output will maintain its value. After that, when the "start" input is logic high again, the stopwatch will resume counting from its old value.
- 5). The output y2 y1 y0 is a 3-digit binary number, and each digit ranges from 0 to 9.

```
Assuming y2 = (0110)_2 = 6, y1 = (0101)_2 = 5, y0 = (0111)_2 = 7, this means 657 seconds.
```


If you press the "stop" button, the stopwatch will stop at 657 seconds and keep the value unchanged. After pressing the "start" button, the stopwatch will continue counting every second until: $y2 = (1001)_2 = 9$, $y1 = (1001)_2 = 9$, $y0 = (1001)_2 = 9$, which means 999 seconds. After 999 seconds, the stopwatch will return to 0 and then increase its value every second.

The diagram above was given to use to understand the hierarchical design of this coding project. It shows us what pot was need and which direction it was going. It also tells us how many of it are going to be used.

Verilog Coding:


Clkdiv

Source Code	Testbench
library IEEE;	library IEEE;
use IEEE.STD_LOGIC_1164.ALL;	use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;	entity clkdiv_tb is
use IEEE.STD_LOGIC_ARITH.ALL;	end clkdiv_tb;
entity clkdiv is	architecture Behavioral of clkdiv_tb is
Port (clkin: in std_logic;	component clkdiv
clkout: out std_logic);	port(clkin: in std_logic;
end clkdiv;	clkout: out std_logic);
architecture Behavioral of clkdiv is	end component;
signal cnt: std_logic_vector(3 downto 0) :=	signal clkin, clkout: std_logic;
"0000";	begin
begin	DUT: clkdiv port map(clkin, clkout);
process(clkin)	clocking: process
begin	begin
if(rising_edge(clkin)) then	clkin <= '0';
if(cnt = 9) then	wait for 10 ns;
cnt <= (others=>'0');	clkin <= '1';
clkout <= '1';	wait for 10 ns;
elsif(cnt < 4) then	end process;
$cnt \le cnt + 1;$	end Behavioral;



FSM

Source Code	Testbench
library IEEE;	library IEEE;
use IEEE.STD_LOGIC_1164.ALL;	use IEEE.STD_LOGIC_1164.ALL;
entity fsm is	entity fsm_tb is
Port (clk, start, stop, reset: in std_logic;	end fsm_tb;
en: out std_logic);	architecture Behavioral of fsm_tb is
end fsm;	component fsm
architecture Behavioral of fsm is	port (clk, start, stop, reset: in std_logic;
constant S0: std_logic_vector(1 downto 0) :=	en: out std_logic);
"00"; idle	end component;
constant S1: std_logic_vector(1 downto 0) :=	signal clk, start, stop, reset, en: std_logic;
"01"; running	begin
signal cs, ns: std_logic_vector(1 downto 0);	DUT: fsm port map(clk, start, stop, reset, en);
begin	process
process(reset, clk)	begin
begin	clk <= '0';
if(reset = '1') then	wait for 1 ns;
$cs \leq S0;$	clk <= '1';
elsif (rising_edge(clk)) then	wait for 1 ns;
cs <= ns;	end process;
end if;	
end process;	process
process(cs, start, stop)	begin
begin	start <= '0'; initailize start
case(cs) is	stop <= '0'; initialize stop
when $S0 \Rightarrow if (start='1')$ then	reset <= '1';
$ns \le S1;$	wait for 5 ns;
else	reset <= '0';
$ns \leq S0;$	stop <= '1'; S0
end if;	wait for 5 ns;
when $S1 => if (stop='1') then$	stop <= '0';
$ns \leq S0;$	start <= '1'; S1






Watch

Source Code	Testbench
library IEEE;	library IEEE;
use IEEE.STD_LOGIC_1164.ALL;	use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;	entity watch_tb is
use IEEE.STD_LOGIC_ARITH.ALL;	end watch_tb;
entity watch is	architecture Behavioral of watch_tb is
Port (en, clk, reset: in std_logic;	component watch
y0, y1, y2: out std_logic_vector(3 downto	port (en, clk, reset: in std_logic;
0));	y0, y1, y2: out std_logic_vector(3 downto
end watch;	0));
architecture Behavioral of watch is	end component;
signal y0_reg: std_logic_vector(3 downto 0);	signal en, clk, reset: std_logic;
signal y1_reg: std_logic_vector(3 downto 0);	signal y0, y1, y2: std_logic_vector(3 downto
signal y2_reg: std_logic_vector(3 downto 0);	0);
begin	begin
process(clk, reset)	DUT: watch port map(en, clk, reset, y0, y1,
begin	y2);
if(reset = '1') then	process
y0_reg <= (others=>'0');	begin
y1_reg <= (others=>'0');	clk <= '0';
y2_reg <= (others=>'0');	wait for 1 ns;
elsif rising_edge(clk) then	clk <= '1';
$if(y0_reg = 9) then$	wait for 1 ns;
y0_reg <= (others=>'0');	end process;
elsif(en = '1') then	
$y0_reg \le y0_reg + 1;$	process
end if;	begin
$if(y0_reg = 9) then$	en <= '0'; start watch in idle state


```
if(y1\_reg = 9) then
                                                      reset <= '1'; -- initialize reset
y1 reg <= (others=>'0');
                                                      wait for 5 ns;
                                                      reset <= '0';
else
                                                      en <= '1';
v1_reg \le v1_reg + 1;
end if:
                                                      wait for 5 ns:
end if:
                                                      reset <= '1';
if(y0\_reg = 9 \text{ and } y1\_reg = 9) \text{ then}
                                                      wait for 5 ns;
if(y2\_reg = 9) then
                                                      reset <= '0';
y2_reg \le (others = > '0');
                                                      wait for 5 ns;
                                                      en <= '0';
else
                                                      wait for 5 ns;
y2_reg \le y2_reg + 1;
end if;
                                                      en <= '1';
end if:
                                                      wait for 5 ns;
end if;
                                                      en <= '0';
end process;
                                                      wait;
v0 \le v0 reg when (en = '1') or (reset = '1');
                                                      end process;
y1 \le y1_{reg} when (en = '1') or (reset = '1');
                                                     end Behavioral:
y2 \le y2_{reg} when (en = '1') or (reset = '1');
end Behavioral;
```



Stopwatch

```
Source Code
                                               Testbench
library IEEE;
                                               library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
                                               use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
                                               entity stopwatch_tb is
use IEEE.STD_LOGIC_ARITH.ALL;
                                               end stopwatch_tb;
entity stopwatch is
                                               architecture Behavioral of stopwatch_tb is
Port (start, stop, clk, reset: in std_logic;
                                                component stopwatch
y0, y1, y2: out std logic vector(3 downto
                                                port (start, stop, clk, reset: in std_logic;
                                                y0, y1, y2: out std_logic_vector(3 downto
0));
end stopwatch;
                                               0));
architecture Behavioral of stopwatch is
                                                end component;
signal en, clk2: std_logic;
                                                signal start, stop, clk, reset: std_logic;
component clkdiv
                                                signal y0, y1, y2: std_logic_vector(3 downto
port (clkin: in std_logic;
                                               0);
clkout: out std_logic);
                                                begin
end component;
                                                DUT: stopwatch port map(start, stop, clk,
component fsm
                                               reset, y0, y1, y2);
port (clk, start, stop, reset: in std_logic;
                                                process
en: out std_logic);
                                                begin
```

```
clk <= '0';
end component;
                                                   wait for 1 ns;
component watch
port (en, clk, reset: in std logic;
                                                   clk <= '1';
y0, y1, y2: out std_logic_vector(3 downto
                                                   wait for 1 ns;
(0);
                                                   end process;
end component;
begin
                                                   process
h1: clkdiv port map(clkin => clk, clkout =>
                                                   begin
                                                   start <= '0'; -- initailize start
clk2);
                                                   stop <= '0'; -- initialize stop
h2: fsm port map(clk => clk2, start => start,
stop => stop, reset => reset, en => en);
                                                   reset <= '1'; -- initialize outputs
h3: watch port map(en => en, clk => clk2,
                                                   wait for 5 ns;
reset => reset, y0 => y0, y1 => y1, y2 => y2);
                                                   reset <= '0';
                                                   stop <= '1':
end Behavioral;
                                                   wait for 20 ns;
                                                   stop \le '0';
                                                   start <= '1';
                                                   wait for 100 ns;
                                                   reset <= '1';
                                                   wait for 20 ns;
                                                   reset <= '0';
                                                   --wait for 800 ns:
                                                   wait:
                                                   end process;
                                                   end Behavioral;
```



For this part of the lab, it was a little confusing to do hierarchical design with the code since the structure of VHDL was different. I was kind of loss at where the code should be put at the beginning or the ending but was able to figure out with a little bit of help from other people. The testbench had to be modified to meet the criteria that the professor wanted but overall, it was okay.

Conclusion:

In conclusion, this was quite helpful toward learning how to code in VHDL. The coding at the beginning was quite confusing since VHDL seem quite different from Verilog coding. Even now, I am still not as confident coding in VHDL, but it was a great first-time learning process, as I was able to get some of the gist of it. Without the codes being given to us in the first few parts this lab would had been way more difficult then it already was. For me being unfamiliar with coding in VHDL and the structure of VHDL made it quite different for me to come to like coding in VHDL. Overall, this lab was helpful in learning VHDL and different ways of that VHDL was used.