California State University, Sacramento The College of Engineering and Computer Science


CPE 166 Advanced Logic Design

Midterm

Fall 2020

Student Name: Shammah Thao

1. [23 points]. (1). Write the Verilog program for the following combinational circuit.



module cir1 (A, B, C, D, E, S, Y);

input _____,A,B,C,D,E,S______;

output _____;

wire M,F,G;

assign M = A & B;

assign $F = \underline{\hspace{1cm}} M ^ C \underline{\hspace{1cm}};$

assign $G = \underline{\hspace{1cm}} F \mid \sim D \underline{\hspace{1cm}} ;$

assign $Y = ____ \sim (G \& E \& S)____;$

endmodule

(2). Complete the testbench for the above circuit to generate testing cases for all possible values of A, B, C, D, E, and S.

module tb;

_ex1 uut(.A(A), .B(B), .C(C), .E(E), .S(S)) _____;

initial

begin

$$\{ \text{ A, B, C, D, E, S } \} = \underline{\quad 0} \\ \text{for (} i = 0; \text{ } i < \underline{\quad \quad } 64 \underline{\quad \quad } ; \text{ } i = i + 1) \\ \text{begin} \\ \text{ #5} \qquad \underline{\quad \quad } A, B, C, D, E, S \underline{\quad \quad } \\ \text{end} \\ \text{ #5 } \$ \text{stop;}$$

end

endmodule


2.[27 points] Use Verilog hierarchical design method to design the following circuit.

1). Design clock rising edge triggered 1-bit D FlipFlop with asynchronous reset. module dff (D, clk, reset, Q);

```
input _____D,clk,reset______;
output _____Q_____;
reg _____Q_____;
```

end endmodule

2). Use dff above to implement the following circuit and complete the Verilog design.



module cir2 (D, CLK, RESET, Q);


dff
$$g0(.D(D[0]), .clk(CLK), .reset(RESET), .Q(M[0]));$$


dff
$$g1(.D(D[1]), .clk(CLK), .reset(RESET), .Q(M[1]));$$

dff
$$g2(.D(M[0]), .clk(CLK), .reset(RESET), .Q(Q[0]));$$

$$dff \qquad g3(.D(M[1]), .clk(CLK), .reset(RESET), .Q(Q[1])); \\$$

endmodule






Write the complete Verilog code for the above finite state machine.

```
module fsm(reset, clk, w, y);
                                              // continue your code here.
  input reset, clk, w;
  output y;
  reg y;
  reg [1:0] cs, ns;
  parameter S0=2b'00, S1=2'b01, S2=2'b10;
  always@(cs)
  begin
    case(cs)
       S0: y=0;
       S1: y=1;
       S2: y=0;
       default y=0;
    endcase
  end
  always@(cs or w)
  begin
    case(cs)
       S0: if(w) ns=S1;
         else ns=S0;
       S1: if(w) ns=S2;
         else ns=S0;
       S2: if(w) ns=S2;
         else ns=S0;
       default: ns=S0;
    endcase
  end
```

```
always@(posedge clk or posedge reset)
begin
if(reset) cs <= S0;
else cs <=ns;
end
end module
```

4. [20 points] Complete the following circuit design in VHDL.



```
Library __IEEE_
   ____IEE.STD_LOGIC_1164.ALL____
Use
_entity____ cir4 is
    Port ( A, B: _in std_logic_____
         C: _in std_logic_vector [2 downto 0]_____
         S:
             _in std_logic_vector[1 downto 0]_____
            _ out std_logic_____
         Y:
End cir4;
_ architecture_____ design of ____cir4____ is
_signal______;
Begin
       W <= _____ A and B______;
       Y <= ____W____ when ____S='00'_____
                                               else
```

C(0)	when _	S='01'	else
C(1)	when _	S='10'	else
C(2)	•		

end design;