CPE 166 Advance Logic Design

Lab Section 2

Shammah Thao

10/8/20

Contents	
Introduction	3
Part 1: 3 By 3 Binary Combinational Array Multiplier	3
Design Purpose	3
Verilog Data:	3
Verilog Code	5
Results Discussion	9
Part 2: 8-bit Carry Select Adder9	
Design Purpose	9
Verilog Data:	
Verilog Code	11
Results Discussion	16
Part 3: Two-Speed BCD Counter16	
Design Purpose	16
Verilog Data:	16
Verilog Code	18
Results Discussion	
Part 4: Automatic Beverage Vending Machine	21
Design Purpose	21
Verilog Data:	
Verilog Code	
Results Discussion	
Conclusion	28

#### Introduction

This lab was a four-part lab served as an introduction to hierarchical design in Verilog. We were tasked to design 3 by 3 binary array multiplier, 8-bit carry select adder, Two-speed BCD counter, and an Automatic Beverage Vending Machine. We had to use hierarchical design for each part of these lab. We had to build up with smaller Verilog coding then at the end we had to combine them and make them interact with each other to get the result. We had to learn hierarchical design strategies using VHDL along with creating adequate testbenches to test our source codes. These concepts are important because they explore many elements of circuit design and how to create a hierarchical design like combinational and sequential logic, creating a finite state machine.

## Part 1: 3 by 3 Combinational Array Multiplier

### Design Purpose:

By the end of this part of the lab, we are supposed to be able to get a 3 by 3 multiplier. To do so we would need to first create need two smaller Verilog coding design. One is the Half Adder Design and the other is Full Adder Design. The Half adder and Fuller Adder are the main components into making the final Verilog coding works since the three by three multiplier is just a combination of the Half Adder and Full Adder together.

#### Verilog Design:

Inputs		Outputs	
a	b	cout	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0
Logic equations:			
cout = a b			
$sum = a \oplus b$			




Figure 1. Half Adder truth table, schematic and logic symbol

In figure 1, It shows the truth table of the half adder, which shows it adding the two 1-bit input and generated a two 1-bit output which includes a 1-bit carry out.

	Inputs		Out	puts
a	b	cin	cout	sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1
Logic equations:				
$\mathbf{sum} = \mathbf{a} \oplus \mathbf{b} \oplus \mathbf{cin}$				
$cout = (a \oplus b) cin + ab$				




Figure 2. Full Adder truth table, schematic and logic symbol

Figure 2 features the truth table of the full adder, which shows it performing an addition operation with a three-bit number. It produces a sum of the three inputs and carry values.





Figure 3. three by three combination array multiplier schematic

Figure 3 shows, the schematic of the multiplier. It has 6 inputs with 5 outputs, using a combination of the half adder and full adder. It goes though right to left and get a solution that is pushed through the next one until they get to the last one.

# Verilog Coding:

Step 1: Half adder

Source Code	Testbench
module Hadder(a,b,cout,sum);	module Hadder_tb;
input a;	reg a,b;
input b;	wire cout,sum;
output cout;	Hadder g1(.a(a),.b(b),.cout(cout),.sum(sum));
output sum;	
	initial
assign cout = a&b	begin
assign sum = $a^b$ ;	a=0;
endmodule	b=0;
	#10;
	a=1;
	b=0;






Figure 4. Half Adder

# Step2: Full Adder

Source Code	Testbench
module FullerAdder(a,b,cin,cout,sum);	module FullerAdder_tb;
input a,b,cin;	reg a,b,cin;
output cout,sum;	wire cout,sum;
wire m,n,p;	FullerAdder
Hadder $g1(.a(a),.b(b),.cout(n),.sum(m));$	u1(.a(a),.b(b),.cin(cin),.cout(cout),.sum(sum));
Hadder g2(.a(cin),.b(m),.cout(p),.sum(sum));	
	initial begin

assign cout = $p n$ ;	a= 0;
	b=0;
endmodule	cin=0;
	#10;
	a=0;
	b=0;
	cin=1;
	#10;
	a=0;
	b=1;
	cin=0;
	#10;
	a=0;
	b=1;
	cin=1;
	#10;
	a=1;
	b=0;
	cin=0;
	#10;
	a=1;
	b=0;
	cin=1;
	#10;
	a=1;
	b=1;
	cin=0;
	#10;
	a=1;
	b=1;
	cin=1;
	#10 \$stop;
	end
	endmodule




Figure 5. Full Adder

## Part3: Final Combination multiplies design

```
Source Code
                                                             Testbench
module part1(x,y,p);
                                                             module part1_tb;
input [2:0]x,y;
                                                             reg [2:0]x,y;
output [5:0]p;
                                                             wire [5:0]p;
wire[5:0]cin;
                                                             integer i,k;
wire[1:0]sum;
wire[5:0]p;
                                                             part1 u1(.x(x),.y(y),.p(p));
wire[8:0]q;
                                                             initial begin
                                                             x=3'b000;
assign q[0]=x[0]&y[0];
                                                             y=3'b000;
assign q[1]=x[1]&y[0];
assign q[2]=x[2]&y[0];
                                                             for(i=0;i<8;i=i+1)
assign q[3]=x[0]&y[1];
                                                             begin
assign q[4]=x[1]&y[1];
                                                                x=i;
assign q[5]=x[2]&y[1];
                                                                #10;
                                                                for(k=0;k<8;k=k+1)
assign q[6]=x[0]&y[2];
assign q[7]=x[1]&y[2];
                                                                begin
assign q[8]=x[2]&y[2];
                                                                  y=k;
                                                                 #10;
assign p[0]=q[0];
                                                                end
Hadder ha1(.a(q[3]), b(q[1]), .cout(cin[0]), .sum(p[1]));
                                                              end
```

```
FullerAdder
fa1(.a(q[4]),.b(q[2]),.cin(cin[0]),.cout(cin[1]),.sum(sum[0]));
Hadder ha2(.a(q[5]),.b(cin[1]), .cout(cin[2]), .sum(sum[1]));
Hadder ha3(.a(q[6]),.b(sum[0]), .cout(cin[3]), .sum(p[2]));
FullerAdder
fa2(.a(sum[1]),.b(q[7]),.cin(cin[3]),.cout(cin[4]),.sum(p[3]));
FullerAdder
fa3(.a(cin[2]),.b(q[8]),.cin(cin[4]),.cout(p[5]),.sum(p[4]));
endmodule
```



Figure 6. 3 by 3 multiplier

#### Results

The result that was achieve what exactly that was wanted. The half was quite straight forward as it was just using the equation given to us and put it into Verilog. The issues were kind the full adder as going into it I did not know that it was supposed to be a hierarchical Verilog coding, using the half adder. I assumed it was just its own part using the equation that was given. Later, I was able to catch on was able to work out the logic and Verilog coding for the 3 b 3 just fine.

# Part 2: 8-bit Carry Select Adder

#### Design Purpose:

The purpose of this part of the lab was to create a 8-bit carry select adder circuit. It consists of three 4-bit ripple carry adder and two multiplexers. One of 4-bit ripple carry adders assumes the carry-in to be zero, and the other assumes the carry-in to be one. The multiplexers select the correct sum and the carry-out based on the known carry-in value.

#### Verilog Design:




Figure 7. 4-bit ripple carry adder circuit and block diagram

Figure 7 was the 4-bit ripple carry adder that we were suppose to create using coding from lab 2 part 1. We remade or copied code from our Full adder and half add and combine its to remake a 4-bit ripple carry adder.




Figure 8. 2 to 1 multiplexer diagram

Figure 8 features another Verilog coding that we had to do, a 2 to 1 multiplexer. It was created using if statements to execute when certain conditions are met

S	у
0	d0
1	d1

s	y[3:0]
0	d0[3:0]
1	d1[3:0]

Figure 9. MUXB design

Figure 9 was about MUXB that consists of two 4-bit input D0 and D1, one 1-bit selection input S and one 4-bit output Y. According to the logic value of the selection signal S, D0 or D1 will be passed to the output.




Figure 10. 8-bit carry select adder circuit

Figure 10 was a combination of all of part 2. It includes 8-bit carry-select adder (CSA8) circuit above by using three 4-bit ripple carry adders (RCA4), one MUX and one MUXB

## Verilog Coding:

### Half Adder

Source Code	Testbench
`timescale 1ns / 1ps	`timescale 1ns / 1ps
module HA( a, b, cout, sum);	module HA_tb;
input a, b;	reg a, b;
output cout, sum;	wire cout, sum;
assign cout = a & b;	HA u1 ( .a(a), .b(b), .cout(cout), .sum(sum) );
assign sum = a ^ b;	initial begin




Figure 11. Half Adder

#### Full adder

```
Source Code
                                                  Testbench
`timescale 1ns / 1ps
                                                  module FA tb;
module FA( a, b, cin, cout, sum);
                                                  reg a, b, cin;
input a, b, cin;
                                                  wire cout, sum;
output cout, sum;
                                                  FA u1 (a, b, cin, cout, sum);
                                                  initial begin
wire m, n, p;
HA g1 (.cout(n), .sum(m), .a(a), .b(b));
                                                  \{a, b, cin\} = 3'b000;
HA g2 (.cout(p), .sum(sum), .a(cin), .b(m));
                                                  #10 \{a, b, cin\} = 3'b001;
assign cout = p \mid n;
                                                  #10 \{a, b, cin\} = 3'b010;
endmodule
                                                  #10 \{a, b, cin\} = 3'b011;
                                                  #10 \{a, b, cin\} = 4;
                                                  #10 \{a, b, cin\} = 5;
                                                  #10 \{a, b, cin\} = 6;
                                                  #10 \{a, b, cin\} = 7;
                                                  #10 $stop;
                                                  initial $monitor($time, "ns, a=%b, b=%b, cin
                                                  = %b, cout=%b, sum=%b", a, b, cin, cout,
                                                  sum);
                                                  endmodule
```



Figure 12. Full Adder

## 4-bit ripple carry adder design




Figure 13. 4-bit ripple carry adder

7

12

12

15

15

### 2 to 1 Multiplexer

l cout res[3:0] 15

6

Source Code	Testbench
module mux2to1(d1, d0, s, y);	`timescale 1ns / 1ns




Figure 14. 2 to 1 Multiplexer

## Muxb design

Source Code	Testbench
`timescale 1ns / 1ns	`timescale 1ns / 1ns
module muxb(d1, d0, s, y);	module muxb_tb;
input [3:0] d1, d0;	reg [3:0] d1,d0;
input s;	reg s;
output [3:0] y;	wire [3:0] y;
reg [3:0] y;	muxb $k1(d1, d0, s, y);$
always@(d1 or d0 or s)	initial begin
begin	d1 = 4'b0000; d0 = 4'b0000; s = 0;
if (s) y = d1;	#10 d1 = 4'b0001; d0 = 4'b0000; s = 0;
else $y = d0$ ;	#10 d1 = 4'b0001; d0 = 4'b0010; s = 0;
end	#10 d1 = 4'b1001; d0 = 4'b0000; s = 1;
endmodule	#10 d1 = 4'b1001; d0 = 4'b1000; s = 1;
	#10 d1 = 4'b0001; d0 = 4'b1100; s = 1;
	#10 \$stop;
	end




Figure 15. MUXB

# 8-bit carry select adder design

Source Code	Testbench
`timescale 1ns / 1ps	`timescale 1ns / 1ps
module CSA8(a, b, cin, cout, sa, sb, sum);	module CSA8_tb;
input [7:0] a, b;	reg cin;
input cin;	reg [7:0] a,b;
output [7:0] sa, sb, sum;	wire cout;
output cout;	wire [7:0] sum;
wire c1, c2, c3, c4, m;	CSA8 u1(a, b, cin, cout, sa, sb, sum);
RCA4 r1(.a(a[3:0]), .b(b[3:0]), .cin(0),	initial begin
.cout(c1), .sum(sa[3:0]));	cin = 0; $a = 8$ ; $b = 42$ ;
RCA4 r2(.a(a[3:0]), .b(b[3:0]), .cin(1),	#10;
.cout(c2), .sum(sb[3:0]));	cin = 1; $a = 12$ ; $b = 42$ ;
muxb mb1(.d1(sb[3:0]), .d0(sa[3:0]), .s(cin),	#10;
.y(sum[3:0]));	cin = 0; $a = 8$ ; $b = 42$ ;
mux2to1 m1(.d1(c2), .d0(c1), .s(cin), .y(m));	#10;
RCA4 r3(.a(a[7:4]), .b(b[7:4]), .cin(0),	cin = 1; a = 9; b = 42;
.cout(c3), .sum(sa[7:4]));	#10;
RCA4 r4(.a(a[7:4]), .b(b[7:4]), .cin(1),	cin = 0; $a = 15$ ; $b = 42$ ;
.cout(c4), .sum(sb[7:4]));	#10;
muxb mb2(.d1(sb[7:4]), .d0(sa[7:4]), .s(m),	cin = 0; $a = 16$ ; $b = 42$ ;
.y(sum[7:4]));	#10;
mux2to1 m2(.d1(c4), .d0(c3), .s(m), .y(cout));	cin = 0; $a = 17$ ; $b = 42$ ;
endmodule	#10 \$stop;
	end
	endmodule




Figure 16. 8-bit Carry Select Adder

#### Result Discussion:

The result came out as expected. The only issues that I encounter with this was the logic that came along with it. It took some time looking at the diagram and going back and forth changing the coding. This part of the lab was like part 1 of the lab so there was not as much difficultly. One thing that I also found helpful during the demo was that apparently, we could just use number on the testbench instead of just binary. This will make future lab easier.

# **Part3: Two-Speed BCD Counter**

## Design Purpose:

We are to make a binary coded decimal counter that has a digital counter that counts to 0 to 9 and then repeats. Creating this BCD counter, we would be able to choose from two different speed at which it can run. This part of the lab would focus and help us learn more about CLK Verilog coding.

#### Verilog Design:




Figure 17. clkdiv10 module block diagram

Figure 17 is a clkdiv10 design that has one input and one output. It was design to be 10 times slower than the frequency of the input.




Figure 18. 2 to 1 multiplexer

Figure 18 is a 2 to 1 multiplexer like what was done in the previous part of the lab. It has two input, one selection input and one output.





Figure 19. BCD counter Diagram

Figure 19 is a BCD counter circuit that has one input clk, and four-bit output signal dout. The dout signal counts from 0 to 9 and then repeats.



Design Name	Port Names	Port Direction	Port Size
	clk	input	1 bit
top.v	S	input	1 bit
13,711	у	output	4 bits

Figure 20. Two-speed BCD counter diagram and interface information

Figure 20 is the final two-speed BCD counter circuit that requires one clkdiv10 instance, one MUX instances, and one BCD instance. When s is logic 0, the BCD counter will run at the input clock frequency. When s is logic 1, the BCD counter will run 10 times slower. The output y generates a value from 0 to 9, and then repeats.

# Verilog Coding:

#### Clkdiv10:

Verilog	Testbench	
`timescale 1ns / 1ps	`timescale 1ns / 1ps	
module clkdiv10(clkin,clkout);	module clkdiv10_tb;	
input clkin;	reg clkin;	
output clkout;	wire clkout;	
reg clkout;	integer k;	
reg[2:0] cnt;	clkdiv10 uut ( clkin, clkout );	

```
initial clkin = 0;
                                              always #2 clkin = \sim clkin;
initial cnt = 0;
                                              initial begin
initial clkout = 0;
                                               k=0;
always@(posedge clkin)
                                               while (k!=50)
begin
                                               begin
  if(cnt==9)
                                               @(clkin);
  begin
                                               $display($time, "ns, k=%d, clkout=%b", k,
    cnt<=0;
                                               clkout);
                                               k = k + 1;
    clkout<=1;
  end
                                               end
  else if(cnt<4)
                                               #5 $stop;
  begin
                                              end
                                              endmodule
    cnt<=cnt+1;
    clkout<=1;
  end
  else
  begin
    cnt<=cnt+1;
    clkout<=0;
  end
end
endmodule
```




Figure 21. Clkdiv10

#### Mux2 to 1:

Verilog	Testbench
module mux2to1(d1, d0, s, y);	module mux_tb;
input d1, d0, s;	// Declaring Inputs
output y;	reg d0;
reg y;	reg d1;
always@(d1 or d0 or s)	reg s;
begin	
if (s) y = d1;	// Declaring Outputs
else $y = d0$ ;	wire y;
end	
endmodule	// Instantiate the Unit Under Test (UUT)
	mux2to1 uut(.d0(d0), .d1(d1), .s(s), .y(y));
	initial begin

```
// Apply Inputs
    d0 = 0;
    d1 = 0;
    s = 0;
    // Wait 100 ns
    #100;
    //Similarly apply Inputs and wait for 100
ns
    d0 = 0;
               d1 = 0;
                          s = 1;
                                   #100;
    d0 = 0;
               d1 = 1;
                          s = 0;
                                   #100;
    d0 = 0;
               d1 = 1;
                          s = 1;
                                   #100;
    d0 = 1;
               d1 = 0;
                                   #100;
                          s = 0;
    d0 = 1;
               d1 = 0;
                          s = 1;
                                   #100;
    d0 = 1;
               d1 = 1;
                          s = 0;
                                   #100;
    d0 = 1;
                                   #100;
               d1 = 1;
                          s = 1;
  end
endmodule
```



Figure 22. 2 to 1 multiplexer

## **BCD**

Verilog	Testbench	
`timescale 1ns/1ps	`timescale 1ns/1ps	
_	module bcd_tb();	
module bcd(clk,dout);	reg clk;	
	wire [3:0] dout;	
input clk;		
output [3:0] dout;	bcd uut(clk, dout);	
reg [3:0] dout,cnt;	initial begin	
	clk=0;	
initial	forever #5 clk=~clk;	
dout=0;	end	
initial		
cnt=0;	endmodule	
always @(posedge clk)		
begin		

```
if(dout==9) //condition to end count
begin
dout<=0;
end
else
begin
cnt<=cnt+1;
dout=dout+1;
end
end
end
endmodule
```



Figure 23. BCD

# Final Two-Speed BCD Counter

Source Code	Testbench	
module Fbcd(clk,s,y);	module Fbcd_tb;	
input clk,s;	reg clk,s;	
output [2:0]y;	wire [2:0]y;	
	Fbcd uut(.clk(clk),.s(s),.y(y));	
wire [2:0]y;		
	always begin	
clkdiv10 g1(.clkin(clk),.clkout(y[0]));	#10  clk = 1'b1;	
mux2to1 g2(.d0(clk),.d1(y[0]),.s(s),.y(y[1]));	#10  clk = ~clk;	
bcd g3(.clk(y[1]),.dout(y[2]));	#10 s = 1'b1;	
	#10  s = ~s;	
endmodule	end	
	endmodule	




Figure 24. Final Two-Speed BCD Counter

#### Result Discussion:

The result was correct. The result does come out with the CLK lagging every 100ms, so it is 10 time slower than the beginning and after it goes pass the value 9, it repeats all over again. The difficult part of this lab was creating the BCD Verilog coding. It seems like the clkdiv10 coding from figure 21 but since it had to do with a 4-bit output it made it more confusing to code. I assumed it just require me adding arrays to the output, but it was not correct. I later was able to get some help that made me realize that I didnt including a counter in my initial coding which made my code run without going back to 0, making my number look weird. After plugging that part in, my coding ran fine since the Verilog coding from the final two-speed BCD counter was straightforward.

## **Part 4: Automatic Beverage Vending Machine**

## Design Purpose:

The Design of this was that it was be an Automatic Beverage Vending Machine. It only takes in one, two and five cents. A finite state machine should be designed to see the outcome of the vending machine. There should be 5 inputs that involves clock and reset. The vending machine should have two output with one having a 3-bit port size. Every time a coin is insert into the machine it should go to logic high indicating that it has received the coin. After reaching a certain amount it should release a drink and reset the number and add on the remaining coins.

#### Verilog Design:

Port Names	Port Direction	Port Size
clk	input	1 bit
reset	input	1 bit
one	input	1 bit
two	input	1 bit
five	input	1 bit
d	output	1 bit
г	output	3 bits

#### Figure 25. Automatic Beverage Vending machine Interface Signals

- · When the input "reset" signal is logic high, it resets the machine to a starting state.
- When the input "one" signal is logic high, it indicates that the 1-cent token has been inserted into the vending machine.
- When the input "two" signal is logic high, it indicates that the 2-cent token has been inserted into the vending machine.
- When the input "five" signal is logic high, it indicates that the 5-cent token has been inserted into the vending machine.
- · At any time, only one token can be inserted into the vending machine.
- When the output "d" signal is logic high, the vending machine returns a drink, and the output "r" signal displays the total coin token returned by the vending machine.
- When the output "d" signal is logic low, the output "r" signal should be zero.

#### Figure 26. Interface Signals Results

Figure 25 and 26 shows what the finite state machine and Verilog code should do. 25 is the interface signal while 26 tells you what it should be doing for each inputs and outputs.




Figure 27. Beverage Vending Machine Finite State Machine

Figure 27 was the finite state machine that I create with the information given. The idle should be the initial state when there is nothing being done. As coins are being inserted into the machine number it should be shifting through the states until its through a certain amount, goes back to the idle state and start over again.

#### Verilog Code:

#### **BVM**

```
Source Code
                                                                        Testbench
module bvm(clk,reset,one,two,five,d,r);
                                                                        module bvm_tb();
input clk,reset,one,two,five;
                                                                        reg clk, reset, one, two, five;
output d;
                                                                        wire d:
output [2:0] r;
                                                                        wire [2:0] r;
parameter
                                                                        abvm u1(.clk(clk),
idleState=0,s1=1,s2=2,s3=3,s4=4,s5=5,s6=6,s7=7,s8=8,s9=9;
                                                                        .reset(reset), .one(one),
reg [3:0]currentState, nextState;
                                                                        .two(two), .five(five), .d(d),
reg[2:0]r;
                                                                        .r(r));
                                                                        initial clk = 0;
reg d;
                                                                        always #2 clk = \sim clk;
always@(posedge clk or posedge reset)
                                                                        initial begin
begin
                                                                        reset = 1;one = 0;two = 0;five
  if(reset) currentState <= idleState;</pre>
  else currentState <= nextState;</pre>
end
                                                                           #5 \text{ reset} = 0; one =1;two =0;
                                                                        five=0:
always@(currentState or one or two or five or posedge reset)
                                                                           #5 \text{ one } =0; \text{ two } =0; \text{ five } =1;
                                                                           #5 \text{ reset} = 1; one = 0; two = 0;
begin
                                                                        five =0:
  case(currentState)
  idleState:
                                                                           #5 \text{ reset} = 0; \text{ one} = 1; \text{ two} = 0;
     if(one) nextState =s1;
                                                                        five=0:
     else if(two) nextState = s2;
                                                                           #5 \text{ one } =0; \text{ two } =1; \text{ five } =0;
     else if(five) nextState =s5;
                                                                           #5 \text{ one } =0; \text{ two } =0; \text{ five } =
     else nextState = idleState;
                                                                        1;
  s1:
                                                                           #5 $stop;
     if(one)nextState = s2:
                                                                        end
     else if(two) nextState = s3;
                                                                        endmodule
     else if(five) nextState =s6;
     else nextState =s1;
  s2:
     if(one) nextState =s3;
     else if(two) nextState= s4;
     else if(five) nextState =s7;
     else nextState = s2:
  s3:
     if(one) nextState= s4;
     else if(two) nextState=s5;
     else if(two) nextState=s8;
     else nextState= s3;
  s4:
     if(one) nextState = s5;
     else if(two) nextState = s6;
```

```
else if(five) nextState = s9;
     else nextState = s4;
  s5:
     nextState = idleState;
     nextState = idleState;
  s7:
     nextState = idleState;
     nextState = idleState;
  s9:
     nextState = idleState;
  default: nextState = idleState;
endcase
end
always@(currentState or one or two or five)
begin
case(currentState)
idleState:
if(one)
begin
  d = 0;
  r = 0;
end
else if (two)
begin
  d = 0;
  r = 0;
end
else if (five)
begin
     d = 0; //0
    r = 0;
  end
  else
  begin
     d = 0;
    r = 0;
  end
s1: if (one)
begin
  d = 0;
  r = 0;
end
```

```
else if (two)
begin
  d = 0;
  r = 0;
end
else if (five)
begin
    d = 1;
    r = 1;
  end
  else
  begin
    d = 0;
    r = 0;
 end
s2: if (one)
begin
  d = 0;
  r = 0;
end
else if (two)
begin
  d = 0;
  r = 0;
end
else if (five)
begin
    d = 1;
    r=2;
  end
  else
  begin
    d = 0;
    r = 0;
  end
s3: if (one)
begin
  d = 0;
  r = 0;
end
else if (two)
begin
  d = 0;
```

```
r = 0;
end
else if (five)
begin
    d = 1;
    r = 3;
  end
  else
  begin
    d = 0;
    r = 0;
  end
s4: if (one)
begin
  d = 1;
  r = 0;
end
else if (two)
begin
  d = 1;
  r = 1;
end
else if (five)
begin
    d = 1;
    r = 4;
  end
  else
  begin
    d = 0;
    r = 0;
  end
s5:
  begin
    d = 1;
    r = 0;
  end
s6:
  begin
    d = 1;
    r = 1;
```

```
end
s7:
  begin
    d = 1;
    r = 2;
  end
s8:
  begin
    d = 1;
    r = 3;
  end
s9:
  begin
    d = 1;
    r = 4;
  end
endcase
end
endmodule
```




Figure 28. Automatic Beverage Machine Waveform

#### Result Discussion:

The result was good. The result that I got at the end matches my expectation of what was supposed to happen. My first issue was that I didn't really understand why it have 9 finite state machine, later on I was able to figure out that with 5 inputs they would need to go somewhere if a 5 coin was just insert in so 9 states was needed. The other issue I had was just some error with

my testbench which made my r number on the waveform funky because of me using too many resets at the beginning but it was later fixed and made simpler.

#### **Conclusion:**

Overall, this lab was very helpful in me learning more about hierarchical Verilog along with combinational and sequential logic work. It was not as complicated at the beginning but as we work on toward the last part of the lab, we had to think a bit more. Each part of the lab does contribute to each other making it more helpful as we just can reuse codes that had already been made. For the me, the most complicated part was making the testbench. Without a good testbench I would not be able to test out the Verilog coding to see if it is correct, but after trial and error I would eventually get it to work which is quite pleasing. Doing all these labs was challenging but it was quite helpful in learning more about Verilog and making adequate testbenches.