

## Part 4




## Part5

```
module Lab4part5 (reset,CLK,Q);
      input wire CLK,reset;
output reg[3:0] Q;
wire [3:0] D;
3
4
5
6
7
8
9
10
11
12
13
14
      endmodule
 timescale ins / ins
module Lab4part5_tb();
reg CLK,reset;
wire[3:0]Q,D;
 3 4
 5
6
7
8
9
  initial begin
CLK = 0;
for (i=0; i <=99; i = i+1)
begin
#5
CLK = ~CLK;
end
end</pre>
       integer i,j
       Lab4part5 utt (CLK,reset, Q);
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
    ₽
       initial begin
      reset = 1;
for (j=0; j<= 6; j=j+1) begin
#13
reset = 0;
    end
end
endmodule
```



## Part 6

```
| Lab4part5_tb.v | Cab4part6.v | Cab4part6_tb.v | Cab4part7.v | Cab4part7_tb.v | Cab4part7_tb.v | Cab4part6_tb.v | Cab4part7.v | Cab4part7_tb.v | Cab4part6_tb.v | Cab4part7.v | Cab4part7_tb.v | Cab4part7_tb.v | Cab4part6_tb.v | Cab4part7_tb.v |
```



Part 7

```
400
                                                       Lab4part7_tb.v
                     Lab4part7.v

    □ Compilation Report - Lab4 □ □

                                                                                                                                                                                                                      Lab4part6
  輻 | 66 (7 | 筆 彗 | № 10 10 1 1 1 | 20 | 20 | 20 | 三
               module Lab4part7(clk, dirty, serial_in, p_load, SHL, SHR, ROR, ROL, Q);
  input clk, dirty, serial_in, p_load, SHL, SHR, ROR, ROL;
  output reg [7:0]Q;
  wire [7:0]P;
  wire clean;
  1
2
3
  4
  6
7
8
9
                      assign P = 8'b01010101; //assigns a value to each input debounce (clk,dirty,clean); always @(posedge clean) case ({p_load, SHL, SHR, ROR, ROL}) 5'b10000: begin Q<=P; end 5'b01000: begin Q<=Q<<1; Q[0]<=serial_in; end 5'b00100: begin Q<=Q>>1; Q[7]<=serial_in; end 5'b00100: begin Q<=Q>>1; Q[7]<=serial_in; end 5'b00010: begin Q<=Q>>1; Q[7]<=Q[0]; end 5'b00001: begin Q<=Q<<1; Q[0]<=Q[7]; end
10
11
12
13
14
15
16
17
18
                       default Q<=Q;
                       endcase
19
                endmodule
20
```

