

# Part 4

The image displays a Verilog HDL editor with two modules and a logic analyzer waveform.

**Module: Lab4part4\_tb**

```
1 timescale 1ns / 1ps
2 module Lab4part4_tb();
3     reg pr,cr,clk,d;
4     wire q, qn;
5     integer i;
6     Lab4part4 uut (pr,cr,clk,d,q,qn);
7
8     initial begin
9         for(i = 0; i <= 15; i = i + 1)
10             begin
11                 {pr,cr,clk,d} <= i;
12                 #50;
13                 #25;
14                 #100;
15             end
16         $stop;
17     end
18 endmodule
19
20
```

**Module: Lab4part4**

```
1 module Lab4part4(pr,cr,clk,d,q,qn, s,r);
2     input pr,cr,clk,d;
3     output q,qn,r,s;
4
5     wire in1,in2,in3,in4,pr, cr,clk,d,q,qn;
6
7     assign q = ~(qn & pr & s);
8     assign qn = ~(r & in2 & q);
9     assign s = ~(in1 & cr & clk);
10    assign r = cr;
11    assign in1 = ~(pr & in3 & s);
12    assign in2 = ~(clk & in3 & s);
13    assign in3 = ~(in2 & d & r);
14
15 endmodule

```


**Waveform Analysis**

The waveform shows the timing of the signals. The time scale is 100 ns. The signals are: Lab4part4\_tb/pr, Lab4part4\_tb/cr, Lab4part4\_tb/d, Lab4part4\_tb/q, Lab4part4\_tb/qn, Lab4part4\_tb/s, and Lab4part4\_tb/r. The signals are sampled at 1 ns intervals. The time range is from 0 ns to 800 ns. The cursor is at 799.343 ns.

# Part5

```
Lab4part5.v Lab4part5_tb.v* Lab4part6.v Lab4part6_tb.v Lab4part7.v Lab4part7_tb.v Compilation Repc
1 module Lab4part5 (reset,CLK,Q);
2
3     input wire CLK,reset;
4     output reg[3:0] Q;
5     wire [3:0] D;
6
7     assign D[0] = ~Q[0]; //FF_0 flip-flop
8     assign D[1] = (Q[1] & ~Q[0]) | (Q[0] & ~Q[1]); //FF_1 flip-flop
9     assign D[2] = (~Q[2] & Q[1] & Q[0]) | (Q[2] & ~Q[1]) | (Q[2] & ~Q[0]); //FF_2 flip-flop
10    assign D[3] = (~Q[3] & Q[2] & Q[0] & Q[1]) | (~Q[2] & Q[3]) | (~Q[0] & Q[3]) | (~Q[1] & Q[3]); //FF_3 flipflop
11    always @ (posedge CLK) Q <= D; //shows the D values
12
13 endmodule
14
```

```
Lab4part5.v Lab4part5_tb.v* Lab4part6.v Lab4part6_tb.v Lab4part7.v Lab4part7_tb.v Com
1 `timescale 1ns / 1ps
2 module Lab4part5_tb();
3     reg CLK,reset;
4     wire[3:0]Q,D;
5
6     integer i,j
7
8     Lab4part5 utt (CLK,reset, Q);
9
10    initial begin
11        CLK = 0;
12        for (i=0; i <=99; i = i+1)
13            begin
14                #5
15                CLK = ~CLK;
16            end
17    end
18
19    initial begin
20        reset = 1;
21        for (j=0; j<= 6; j=j+1) begin
22            #13
23            reset = 0;
24        end
25    end
26 endmodule
```




## Part 6

```

1 module Lab4part6 (pin12out, CLK, SDin, SDout);
2   input CLK, SDin, pin12out;
3   output reg [7:0] SDout;
4
5   debounce g0(pin12out, CLK, clean);
6
7   always @ (posedge clean) //begins on the positive edge of CLK
8   begin
9     SDout <= SDout << 1; //cycles through all 8 registers
10    SDout[0] <= SDin; //assigns the first register
11
12  end
13 endmodule

```



## Part 7

```

Lab4part7.v
Lab4part7_tb.v
Compilation Report - Lab4
Lab4part6_

1 module Lab4part7(clk, dirty, serial_in, p_load, SHL, SHR, ROR, ROL, Q);
2   input clk, dirty, serial_in, p_load, SHL, SHR, ROR, ROL;
3   output reg [7:0]Q;
4   wire [7:0]P;
5   wire clean;
6
7   assign P = 8'b01010101; //assigns a value to each input
8   debounce (clk,dirty,clean);
9   always @(posedge clean)
10    case ({p_load, SHL, SHR, ROR, ROL})
11      5'b10000: begin Q<=P; end
12      5'b01000: begin Q<=Q<<1; Q[0]<=serial_in; end
13      5'b00100: begin Q<=Q>>1; Q[7]<=serial_in; end
14      5'b00010: begin Q<=Q>>1; Q[7]<=Q[0]; end
15      5'b00001: begin Q<=Q<<1; Q[0]<=Q[7]; end
16
17      default Q<=Q;
18    endcase
19  endmodule
20

```

