Lab 3: Sequential Log, Latches, Flip - Flops, Shift Registers, and Counters

CpE Section 1

Instructor: Telles, Eric

Friday: 4:30 pm – 6:50pm

Thao, Shammah

Part 1: 4- bit adder circuit

Description: Using the first letter and second and letter of our name we get a constant that will be converted to a binary number. Which will be used as our 4-bit adder.

Procedures: Design (create truth table, use K-maps to find equations, and create a circuit schematic diagram) for: A four-bit adder that accepts any 4-bit input and adds a 4-bit binary constant to the input. The output needs five bits

Engineering Data:

4	Α	В	С		D	E	F	G	Н	1	J	K	L	M	N	0	P	
Г								Predicted						Tested				
Δ	4	В	С	D			sum4	sum3	sum2	sum1	sum0		sum4	sum3	sum2	sum1	sum0	
	0	0		0	0		0	0	1	. 0	1		0	() 1	ι ()	1
	0	0		0	1		0	0	1	. 1	0)	0	() 1	. 1		0
	0	0		1	0		0	0	1	. 1	1		0	() 1	1 1		1
	0	0		1	1		0	1	0	0	0)	0	1	L () ()	0
	0	1		0	0		0	1	0	0	1		0	1	L () ()	1
	0	1		0	1		0	1	0	1	0)	0	1	L () 1		0
	0	1		1	0		0	1	0	1	1		0	1	L () 1		1
	0	1		1	1		0	1	1	. 0	0)	0	1	1 1	. ()	0
	1	0		0	0		0	1	1	. 0	1		0	1	1 1	L C)	1
	1	0		0	1		0	1	1	. 1	0)	0	1	1 1	1 1		0
	1	0		1	0		0	1	1	. 1	1		0	1	1 1	. 1		1
	1	0		1	1		1	0	0	0	0)	1	() () ()	0
	1	1		0	0		1	0	0	0	1		1	() () ()	1
	1	1		0	1		1	0	0	1	0)	1	() () 1		0
	1	1		1	0		1	0	0	1	1		1	() () 1		1
	1	1		1	1		1	0	1	. 0	0)	1	() 1	. ()	0
				5	=		0101											
						Adder is												

Figure 1:TruthTable

In figure 1 feature above, it shows the original a, b, c, and d numbers and the predicted number which are just the original number added to my constant of 0101. The result was given on the far right.




Figure 2:work

In figure 2, using the truth table from figure 1, I created 5 k-map using 4 section each from the truth table. Which at the end gave me multiple equation which will be used to make a multisim, feature in figure 3.




Figure 3:multisim

Part 2: f bit adder Verilog

Description: We basically got to plug our equation that we got from part 1 into the program Quartus and write a Verilog code with it.

Procedure: - Use your five equations for the ADDER circuit from Lab2 part 1 and write a Data Flow model description in Verilog HDL. Be sure you have 5 equations.

```
part2.v
                                                                            part2_tb.v
                        module part2 (a,b,c,d,s0,s1,s2,s3,s4);
 2345678
             input a,b,c,d;
            output s0,s1,s2,s3,s4;
            assign s0 = (\sim d);
                                                 | (~c & d) | (c & ~d));
            assign s1 =
                             ((a & ~b & c )
            assign s2 = ((b & c & d) | (~b & ~c) |
assign s3 = ((~b & c & d) | (~a & b) |
assign s4 = (a & b);
 9
10
11
        endmodule
```

Figure 4: Verilog

We will have to create a Verilog code using our given equation from figure 2. We did a data flow Verilog which allow us to assign the equation to a variable making it much easier to handle. Feature in figure 4. As the Verilog was test, we were able to get a waveform feature in figure 5.




Figure 5:Waveform

Having to test the verilog and waveform using an fpga, we basically used the pin planner from quartus and assign keys for the fpga, using that after using the switch it works, shown in figure 6, we used the switch 1010 which turned on all our lights, similar to the truth table in figure 1.




Figure 6:FPGA

Part 3: full 4-bit adder

Description: We had to create a Verilog code that added 4 bits to any 4 bits.

Procedure: Design a full 4-bit adder that adds any 4 bits to any 4 bits. The two 4-bit numbers shall be interpreted as unsigned. Call the 2 numbers A and B. The Function will be A plus B. The number A has

four bits called a3, a2, a1 and a0. The number B has four bits called b3, b2, b1 and b0. The adder shall have five outputs called S4 (or CO for Carry Out), S3 (Sum 3), S2 (Sum 2), S1 (Sum 1), S0 (Sum 0).

Engineering Data:

Figure 7:Verilog

Using data flow again in this verilog coding, we assigned our 4 variables to be able to add another 4 different variable.feature in figure 7

Figure 8:Testbench

In figure 8, creating the testbench, we made a for look which goes all the way to 256 since 2 ^ 8 is 256, using 8 since we got 8 different variables and 2 since we are using 2 compliments. Using figure 8 testbench, we were able to create the waveform in figure 9.




Figure 9:Waveform

Part 4: Design of Comparator using gates

Description: We had to design a 4-input comparator that compares 2-bit numbers.

Procedure: Design a 4-input, 3-circuit that compared two 2-bit unsigned numbers. You can call these numbers a1 a0 and b1 b0. So here a1 is the most significant bit of input A, and a0 is the least significant bit of input A. This circuit should have 3 outputs, which indicate whether A > B, A = B or A < B. You can label these outputs G (which means a1 a0 > b1 b0, where G stands for greater), E (which means a1 a0 + b1 b0), and L (which means a1 a0 < b1 b0). This is called a comparator circuit, because it compares the binary number a1 a0 with the binary number b1 b0

Engineering Data:




Figure 10:k-map

In figure 10, we got 3 equation using k-map. Which was used to build the Multisim in figure 11.




Figure 11:Multsim

The equation that was acquire from figure 10 was then assign to 3 different variable. Using data flow feature in figure 12.

```
Lab3part4V.v

Lab3part4V.v

Lab3part4V (a,b,c,d,f,g,h);
input a,b,c,d;
output f,g,h;

assign f = ((b*-c*-d) + (a * b * ~d) + (a * ~c));
assign g = ((~a * ~b * ~c * ~d) + (~a * b * ~c * d) + (a * ~b * c * d));
assign h = ((~a * ~b * d) + (~b * c * d) + (~a * c));
endmodule
```

Figure 12:Verilog

Using the long way of doing thing, we made a testbench printing out all the truth table variables. Feature in figure 13.

Figure 13:Truth table

The Verilog and testbench, we made a waveform, feature in figure 14, which shows the 3 different equation at work.




Figure 14:waveform

Part 5: Unsigned 3-bit comparator

Description: we had to make a 3-bit comparator

Procedure: Design an unsigned 3-bit comparator such that "A" is compared to "B".

Inputs: A three bits (a2, a1, a0)

Outputs: E A equal to B B three bits (b2, b1, b0) L A less than B G A greater than B E, L, and G are each

one bit




Figure 15:truth table




Figure 16: truthtable

The truth table feature in figure 15 and 16 are a combine truth table what was made to compare 3 bits




Figure 16:Verilog




Figure 17:Verilog

The Verilog code that was made, feature in 17 and 18, was used as a switch case.

Part 6: design a 3-bit comparator signed and unsigned switch

Description: We basically had to edit the code from part 5 and make it so it's less wordy

Procedure: - While the solution for Part 5 was better than doing a six variable K-map, it still was a lengthy design solution (lots of lines of Verilog code). You would suspect that Verilog is better than this! Verilog has the following "logical" operators: = equality, > greater than, < less than, >= greater than or equal, =< less than or equal to, and! = inequality. Be adventuresome and redesign a solution to the comparator problem by using the relational operators. Compile, download, and test your design. Again, include the segment of the report file that included the test bench source code. Compare the equations with part 5 and comment about any differences in the equations using the two techniques done in each part.

```
40-
                                                                     ×
                                lab3pt6.v
     | 🐽 📅 | 🏗 💷 | 🖪 🗗 🤷 | 🛈 👅 | 🛂 | 🚟 🗏
         module Lab3pt6 (in,a2,a1,a0,b2,b1,b0,g,e,l);
input in,a2,a1,a0, b2,b1,b0;
output g,e,l;
reg g,e,l;
 1234567
                  always@(in or a2 or a1 or a0 or b2 or b1 or b0) if(in == 0)
                           g<=1; e<=0; l<=0;
                                else if({a2,a1,a0} < {b2,b1,b0})
begin
g<= 0; e<=0; l<=1;
                           end
else
   begin
        g<=0; e<=1; l<=0;</pre>
                      end
end
else
begin
if({a2,a1,a0}>{b2,b1,b0})
begin
g<=1; e<=0; l<=0;
end
else if({a2,a1,a0}<{b2
                                        se if({a2,a1,a0}<{b2,b1,b0})
begin
g<=0; e<=0; l<=1;
                                    end
end
endmodule
```

Figure 18:Verilog

Figure 18, was basically the Verilog code from figure 17 and 18, shorten up using if statement and if then statement.

```
4
×
                              lab3pt6.v
                                                                                             Lab3pt6_tb.v
         `timescale 1ns
            module Lab3pt6_tb();
           reg in,a2,a1,a0,b2,b1,b0;
wire g,e,l;
integer i;
     3
     4
               Lab3pt6 uut ( .in(in),.a2(a2),.a1(a1),.a0(a0),.b2(b2),.b1(b1),.b0(b0),.g(g),.e(e),.1(1)); initial begin for(i=0;i<=128; i= i+1)
     6
7
8
9
                           begin
                                  {in,a0,a1,a2,b0,b1,b2} <= i; #50;
   10
11
12
13
14
15
16
                           $stop;
               end
               endmodule
```

Figure 19:testbench

The testbench for figure 18 is feature in figure 19 which also used a for loop to make it less tedious. The Verilog and testbench was then tested to give up a waveform feature in figure 20.




Figure 20:waveform

Part 7 Special design

Description: we make a Verilog design for an 8 input and 2 output.

Procedure: Design a logic system that has eight inputs and two LED outputs. Use your eight pin dip switches as inputs.

```
🕮 | 🏍 💦 | 蒜 蒜 | 🏗 🖭 🗗 🐿 | 🐧 🖫 | 🔡 | 🏭 🗏
                                                                                 module pt7(a,b,c,d,e,f,g,h,led1,led2); input a,b,c,d,e,f,g,h; output led1,led2; reg led1,led2;
                                                                      always@(a or b or c or d or e or f or g or h)

begin
                                                                                       oegin
if (a==0 && b==0 || b==0 && c==0 || c==0 && d==0
|| d==0 && e==0 || e==0 && f==0 || f==0 &&
                                                                      g==0
-|| g==0 && h==0) |
|-|| begin
                                    10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
33
                                                                                   led1<=1;
                                                                                      end
                                                                                   else
                                                                        Fif (h==0 && (a==1 && b==1 && c==1 || b==1 && |
c==1 && d==1 || c==1 && e==1 || d==1 && d==1 
                                                                                      || e==1 && f==1 && g==1 || f==1 && g==1 
&& h==1))
                                                                        begin | led2<=1;
₽×
                                                                                 else
                                                                         begin
|led2<=0;
                                                                            end
end
                                                                                   endmodule
```

Figure 21:Verilog

Figure 21, shows the Verilog coding of and 8 input and 2 output coding, using if statement. Trying to figure out the flip-flop switch so it changes every time something is different.

```
4
                                                             pt7_tb.v
                                                                                       Compilation Report - lab3
                  pt7.v
 14
               → ←
                           PT PT PT
                                         0 S 267 =
      66 ☐
           timescale 1ns
         module pt7_tb();
reg a,b,c,d,e,f,g,h;
wire led1,led2;
 2
3
4
5
         integer i;
pt7 uut ( .a(a),.b(b),.c(c),.d(d),.e(e),.f(f),.g(g),.h(h),.led1(led1),.led2(led2));
    initial begin
    for(i=0;i<=256; i= i+1)</pre>
6
7
8
9
10
11
12
13
14
15
16
                            begin
                                     {a,b,c,d,e,f,g,h} <= i; #50;
                            $stop;
              end
              endmodule
```

Figure 22:testbench

In figure 22, we have a test bench, using a for loop to create an output of a truth table. Using figure 22 and 21 we made a waveform feature in figure 23.




Figure 23:waveform

Conclusion:

In conclusion this lab was hard to do since it was time crunched into one week for such a long lab. The hardest part about this lab is trying to figure out something that haven't been taught in class yet, such as flip flops and comparators. Part 1 of the lab was simple but as we went on it got more different since we had to figure some part out our self. One helpful resource was the sample lab from previous years, it gave us hints to how to get the correct solution