

Lab 6: State Machine application

CpE Section 1

Instructor: Telles, Eric

Friday: 4:30 pm – 6:50pm

Thao, Shammah

Part 2: Display decoder 7-segment


Description:

For this lab, we are to display a 7-segment decoder using an fpga

Procedure:

Study the 7-segment display on the circuit board in lab. Are the signals to activate (turn on) individual segments on the circuit board active high or active low? If segments 'a' through 'f' are ON and 'g' is OFF, the number "0" will appear on the 7-segment display because the 'g' segment will NOT be turned ON. Do the Verilog code, compile and assign pins for the seven-segment display on breadboard or demo board. Download and test your design.

Engineering Data:



```
1 module lab6part2(  
2     input [3:0] x,  
3     output reg [6:0] z  
4 );  
5 always @*  
6 case (x)  
7     4'b0000 : //Hexadecimal 0  
8     z = 7'b1111110;  
9     4'b0001 : //Hexadecimal 1  
10    z = 7'b0110000;  
11    4'b0010 : //Hexadecimal 2  
12    z = 7'b1101101;  
13    4'b0011 : //Hexadecimal 3  
14    z = 7'b1111001;  
15    4'b0100 : //Hexadecimal 4  
16    z = 7'b0110011;  
17    4'b0101 : //Hexadecimal 5  
18    z = 7'b1011011;  
19    4'b0110 : //Hexadecimal 6  
20    z = 7'b1011111;  
21    4'b0111 : //Hexadecimal 7  
22    z = 7'b1110000;  
23    4'b1000 : //Hexadecimal 8  
24    z = 7'b1111111;  
25    4'b1001 : //Hexadecimal 9  
26    z = 7'b1111011;  
27    4'b1010 : //Hexadecimal A  
28    z = 7'b1110111;  
29    4'b1011 : //Hexadecimal B  
30    z = 7'b0011111;  
31    4'b1100 : //Hexadecimal C  
32    z = 7'b1001110;  
33    4'b1101 : //Hexadecimal D  
34    z = 7'b0111101;  
35    4'b1110 : //Hexadecimal E  
36    z = 7'b1001111;  
37    4'b1111 : //Hexadecimal F  
38    z = 7'b1000111;  
39    endcase  
40 endmodule
```

file Lab6_6_1200mv_0c_slow.vo in folder "C:/Users/thaos/Desktop/Lab6 (1)/sim
file Lab6_min_1200mv_0c_fast.vo in folder "C:/Users/thaos/Desktop/Lab6 (1)/s
file Lab6.vo in folder "C:/Users/thaos/Desktop/Lab6 (1)/simulation/modelsim/
file Lab6_6_1200mv_85c_v_slow.sdo in folder "C:/Users/thaos/Desktop/Lab6 (1)
file Lab6_6_1200mv_0c_v_slow.sdo in folder "C:/Users/thaos/Desktop/Lab6 (1)/

Figure 1:Verilog

For figure one, we used cased statement to set each bit as its own hexa decimal. This allows us to use the pin easily, since we are setting each z output as its own position making the correct led lit up. Using figure 2, we were able to design a testbench for all 16 hex.

```

1 module lab6part2_tb;
2 // Inputs
3 reg [3:0] x;
4 // Outputs
5 wire [6:0] z;
6 // Instantiate the Unit Under Test (UUT)
7 lab6part2 uut (.x(x), .z(z));
8
9 initial begin
10 // Initialize Inputs
11 x = 0;
12
13 #20 x = 1;
14 #20 x = 2;
15 #20 x = 3;
16 #20 x = 4;
17 #20 x = 5;
18 #20 x = 6;
19 #20 x = 7;
20 #20 x = 8;
21 #20 x = 9;
22 #20 x = 10;
23 #20 x = 11;
24 #20 x = 12;
25 #20 x = 13;
26 #20 x = 14;
27 #20 x = 15;
28 #40;
29 end
30
31 initial begin
32 $monitor("x=%h,z=%7b",x,z);
33 end
34
35 endmodule

```

! file Lab6_6_1200mv_0c_slow.vo in folder "C:/Users/thaos/Desktop/Lab6 (1)/simulation/modelsim/" for EDA simulation
! file Lab6_min_1200mv_0c_fast.vo in folder "C:/Users/thaos/Desktop/Lab6 (1)/simulation/modelsim/" for EDA simulation
! file Lab6.vo in folder "C:/Users/thaos/Desktop/Lab6 (1)/simulation/modelsim/" for EDA simulation tool

Figure 2:Testbench



VID_20190503_220024.mp4

Figure 3:video

For figure 3, it is the video of all the parts being display from 0 to F.

Conclusion:

In conclusion this lab was a good lab for the ending. Coming from multipart lab to doing only one part was a great relief. This lab put our knowledge of Verilog coding to the test and seeing if you can come up with code that will help you complete this lab.