

Lab 5: State Machine

CpE Section 1

Instructor: Telles, Eric

Friday: 4:30 pm – 6:50pm

Thao, Shammah

Part 1:


Description:

We are suppose to create a K-map using the truth table from a state machine diagram that was given to use. We then are to make a Verilog coding that assign 4 different type of output.

Procedure:

Design a state machine solution for the state diagram in Figure 5-1. Use D flip-flops and only equations (assign statements) to implement this design. (No “if else” OR “case” statements can be used here, [just for RESET]). Use K-maps to find the equations for each of the inputs to the D flip-flops. Implement your equations from the K-maps into Verilog code, and bring your Verilog file to lab.

Engineering data:



```
1 module lab5part1(x, reset, clk, c, n, y, w);
2   input x, reset, clk;
3   output reg [2:0] c;
4   output wire [2:0] n;
5   output wire y, w; // Y is measlly and w is Moorse
6
7   assign n[2] = (~c[2] & c[1] & x) | (c[2] & ~c[1] & x) | (c[2] & ~c[0] & x);
8   assign n[1] = (c[0] & x) | (~c[2] & x) | (~c[1] & x) | (~c[2] & ~c[1] & c[0]) | (c[2] & c[1] & c[0] & ~x);
9   assign n[0] = (c[1] & x) | (c[2] & x) | (~c[2] & ~c[1] & ~x);
10  assign y = (~c[2] & c[0]) | (c[1] & ~c[0] & x) | (c[2] & ~c[1] & x) | (~c[2] & ~c[1] & ~x);
11  assign w = (~c[2] & c[1]) | (c[2] & ~c[1]) | (c[2] & ~c[0]);
12
13  always @(posedge clk) begin
14    if (~reset)
15      c <= 3'b100;
16    else
17      c <= n;
18  end
19 endmodule
20
```

Figure 1: Verilog

In figure 1 , it shows the implementing of the equation that we found from the k map.

```

module lab5part1_tb();
    reg x, reset, clk;
    wire [2:0] c, n; //c : curret n: next state
    wire Y, W;

    lab5part1 uut(.x(x), .reset(reset), .clk(clk), .c(c), .n(n), .Y(Y), .W(W));

    initial begin
        clk = 1'b0;
        reset = 1'b0;
        x = 1'b0;

        #50;
        reset = 1'b1;
        x = 1'b0;

        #50;
        x = 1'b0;

        #50;
        x = 1'b1;

        #50;
        x = 1'b0;
        $stop;
    end

    always begin
        #25;
        clk = ~clk;
    end
endmodule

```

Figure 2: test bench

Now in figure 2, we did a truth table, in here where we set each one to 0 then increment it, as it get plug into the equation we get the wave form in figure 3.




Figure 3: waveform

Part 2:


Description:

We are to design the same thing from the first part, but this time implement if else or case statement.

Procedure:

Now you can use the Verilog's "if else" or "case" statement to implement the state machine in Part 1.

Engineering data:



```
1 module lab5part2 (X, reset, clk, c, n, Y, w);
2   input X, reset, clk;
3   output reg [2:0] c;
4   output reg [2:0] n;
5   output reg Y, w;
6
7   parameter s0 = 3'b000,
8             s1 = 3'b001, s2 = 3'b010,
9             s3 = 3'b011, s4 = 3'b100,
10            s5 = 3'b101, s6 = 3'b110,
11            s7 = 3'b111;
12
13   always@(c or X)
14   begin
15     case(c)
16     s0 : begin
17       W<=1;
18
19       if(X==1) begin
20         n<=s1;
21         Y <= 0;
22       end
23       else if (X==0)begin
24         n<=s1;
25         Y <= 1;
26       end
27       else n <= s4;
28     end
29
30     s1 : begin
31       W<=0;
32
33       if(X==1) begin
34         n<=s2;
35         Y <= 1;
36       end
37       else if (X==0)begin
38         n<=s3;
39         Y <= 1;
40       end
41     end
42   end
```

Figure 4: Verilog

In figure 4, it shows the Verilog coding of the state machine in if else statement, which also include cases. We used the same test bench from part 1 which is in figure 5.

```

1 module lab5part2_tb();
2     reg x, reset, clk;
3     wire [2:0] c, n;
4     wire Y, w; //Y is mealy    w is moorse
5
6     lab5part2 uut(.x(x), .reset(reset), .clk(clk), .c(c), .n(n), .Y(Y), .w(w));
7
8     initial begin
9         clk = 1'b0;
10        reset = 1'b0;
11        x = 1'b0;
12
13        #50;
14        reset = 1'b1;
15        x = 1'b0;
16
17        #50;
18        x = 1'b0;
19
20        #50;
21        x = 1'b1;
22
23        #50;
24        x = 1'b0;
25        $stop;
26    end
27
28    always begin
29        #25;
30        clk = ~clk;
31    end
32 endmodule
33

```

Figure 5: testbench

Using figure 5, we acquire the waveform figure 6.




Figure 6: waveform

Part 3:

Description:

We are to implement a Verilog coding that searches for the sequence 011011010, when it is correct then it could exit.

Procedure:

This is a useful state machine design with Mealy and Moore outputs. Design a solution to the following sequence detector. There is one input called A. For example, the sequence A, A, /A, A, /A, would be represented by 1 1 0 1 0. Find this sequence 0 1 1 0 1 1 0 1 0

Engineering data:

NA

Conclusion:

In conclusion this lab wasn't so bad, there was only 3 part, procrastination kill us when it was time to do it and turn it in. The last part, which is part 3, was more complicated then expected as we couldn't figure out the test bench that would be good to test the Verilog coding on.