```
/******************************
  Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
 * Redistribution, modification or use of this software in source or binary
 * forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
 * software. Shiril Tichkule, Kyle Harlow, and the University of Colorado are
 * not liable for any misuse of this material.
 *************************************
/**
 * @file debug.c
 * @brief Print memory function definition for project 1.
 * This file prints out memory to assist with Debugging. It uses printf and will
only work on the host and BBB.
 * @author Kyle Harlow
 * @author Shiril Tichkule
 * @date October 1, 2017
 */
#include <stdio.h>
#include <stdint.h>
#include "platform.h"
#include "debug.h"
void print_memory(uint8_t * start, uint32_t length)
^{\prime}* Checks if VERBOSE flag is set, runs print memory if that is the case */
#ifdef VERBOSE
     uint32_t i;
     for(i=0; i < length; i++){
           printf("Location %d, Value %x\n", i, *(start+i));
#endif
/* Runs nothing otherwise */
 * project2.c
 * Created on: Dec 2, 2017
       Author: windo
 */
#include <stdint.h>
#include <math.h>
#include "circular_buffer.h"
#include "project2.h"
#include "uart.h"
#include "memory.h"
#include "conversion.h"
#include "MKL25Z4.h"
#include "logger.h"
#include "logger_queue.h"
#include "project3.h"
/* Function to calculate character statistics from our buffer */
/**
```

```
* @brief function to calculate character counts
 * This function takes in a pointer to a integer, classifies it in one of four
categories --
 * Miscellaneous, Punctuations, Alphabets, and Numbers, and updates the
corresponding
 * category count.
 * @param pointer to integer, pointer to counter array
 * @return none
void calc_statistics(int32_t * ptr, uint8_t * data_ptr)
      if(*data_ptr <= 32 \mid | *data_ptr == 127) *(ptr+0) += 1; // Misc.
      if((*data_ptr >= 33 && *data_ptr <= 48) || (*data_ptr >= 91 && *data_ptr <=
96)\
                  || (*data_ptr >= 123 && *data_ptr <= 126) || (*data_ptr >= 58 &&
*data_ptr <= 64)) *(ptr+1) += 1; // Punct.
      if(*data_ptr >= 48 && *data_ptr <= 57) *(ptr+2) += 1; // Num.
      if((*data_ptr >= 65 && *data_ptr <= 90) || (*data_ptr >= 97 && *data_ptr <=
122)) *(ptr+3) += 1; // Alpha.
/**
 * @brief function to dump character count statistics
 * This function displays character count statistics on a terminal
 * @param none
 * @return UART_status type
 */
void dump_statistics(void) //function to dump statistics to terminal
      /* Initialize variables*/
      int32_t char_count[4] = \{0,0,0,0,0\}; //Array to hold data type counts
      uint8_t temp_1 = 0;
      uint8_t * storage = &temp_1;
      CB_status rv;
      //uint8_t categories[4][6] = {"MISC:", "PUNC:", "NUMS:", "ALPH:"};
//Categories
      uint32_t base = 10; //Use decimal base
      uint8_t * res_ptr;
      uint8_t size = 0;
      res_ptr = (uint8_t*) reserve_words(10);
      /* Empty RX buffer and calculate statistics */
      while(CB_is_empty(rx_buffer)!=CB_EMPTY){
            rv = CB_buffer_remove_item(rx_buffer, storage);
            calc_statistics(char_count, storage);
      for (uint8_t i = 0; i<4; i++){
        populate_log_item(log_ptr_1, (DATA_MISC_COUNT-i), 0, (char_count+i), 1);
        log_item(log_ptr_1, logger_queue);
       print_log_item(log_ptr_1);
      /* Fill TX buffer with table */
      /*for(uint8_t m = 0; m < 4; m++)
```

```
for(uint8_t j = 0; j < 6; j++)
           {
                rv = CB_buffer_add_item(tx_buffer, categories[m][j]);
           }
           size = my_itoa(*(char_count+m), res_ptr, base);
           for(uint8_t k = 0; k < size; k++)
                rv = CB_buffer_add_item(tx_buffer, *(res_ptr+k));
           rv = CB_buffer_add_item(tx_buffer,32);
     }*/
     /* Re-enable RX interrupts */
     UARTO_C2 |= UART_C2_RIE_MASK;
     /* Enable TX interrupts */
     //UARTO_C2 |= UART_C2_TIE_MASK;
Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
* Redistribution, modification or use of this software in source or binary
 * forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
 * software. Shiril Tichkule, Kyle Harlow, and the University of Colorado are
 * not liable for any misuse of this material.
 *************************
 * @file uart.c
  @brief UART setup and functions for project 2.
 * This file is used to setup and configure UARTO on the FRDM-KL25Z. It also
 * implements send and receive functions that are called by the UARTO_IRQHandler.
 * @author Kyle Harlow
 * @author Shiril Tichkule
 * @date October 29, 2017
#include <stdint.h>
#define CLOCK_SETUP (0)
#include "system_MKL25Z4.h"
#include "MKL25Z4.h"
#include "core_cmOplus.h"
#include "project2.h"
#include "circular_buffer.h"
#include "uart.h"
#include "led.h"
#include "project3.h"
#include "logger.h"
#include "logger gueue.h"
/* Clock and Baud calculation macros */
#define BAUD_RATE 38400
#define OSR 0x0F
#define BUS_CLK ((DEFAULT_SYSTEM_CLOCK)/
(((SYSTEM_SIM_CLKDIV1_VALUE&SIM_CLKDIV1_OUTDIV4_MASK)>>SIM_CLKDIV1_OUTDIV4_SHIFT)
```

```
+0×1))
#define BAUD_RATE_DIV ((BUS_CLK)/((OSR+1)*BAUD_RATE))
#define BAUD_RATE_DIV_H ((BAUD_RATE_DIV>>8)&UART0_BDH_SBR_MASK)
#define BAUD_RATE_DIV_L ((BAUD_RATE_DIV&UARTO_BDL_SBR_MASK))
 * @brief function to configure UART
 * This function configures the UART on the FRDM-KL25Z according to settings
provided
 * in the writeup for project 2.
 * @param none
 * @return UART_status -- failed or success
void UART_configure(void)
  /* Set clock source */
 SIM->SOPT2 |= SIM_SOPT2_UARTOSRC(0x1);
 SIM->SCGC4 |= SIM_SCGC4_UARTO(1);
  /* Enable Port A clock */
 SIM->SCGC5 |= SIM_SCGC5_PORTA(1);
 /* Enable UARTO pins to Alternative Pin 2 */
 PORTA->PCR[1] = PORT_PCR_MUX(0x2);
 PORTA->PCR[2] = PORT_PCR_MUX(0x2);
  /* Disable Transmit and Receive during configuration */
 UARTO->C2 &= ~(UARTO_C2_TE_MASK | UARTO_C2_RE_MASK);
 /* Set high and low bits of the SBR (Baud rate clock divider) */
 UARTO->BDH |= UARTO BDH SBR(BAUD RATE DIV H);
 UARTO->BDL = UARTO BDL SBR(BAUD RATE DIV L);
  /* Set 1 stop bit */
 UARTO->BDH &= ~(UARTO_BDH_SBNS_MASK);
 /* Set 8 Bit Transmit and No Parity Bit */
 UARTO->C1 &= ~(UARTO_C1_M_MASK | UARTO_C1_PE_MASK);
 /* Set the oversampling ratio */
 UARTO->C4 |= (UARTO_C4_OSR(OSR));
 /* Re-enable transmit and receive */
 UARTO->C2 |= (UARTO_C2_TE_MASK | UARTO_C2_RE_MASK);
  /* Enable receive interrupt */
 UARTO->C2 |= (UARTO_C2_RIE_MASK);
}
 * @brief function to transmit single data byte through the UART
 * This function sends a single byte of data through the UART.
  This function blocks on trasmitting data.
```

```
* @param pointer to data being transmitted
 * @return UART_status -- failed or success
UART_status UART_send(uint8_t * data_tx)
  while(!(UARTO->S1&UARTO_S1_TC_MASK)) //while transmit not complete
  {
    //NOP
  UARTO->D = *data_tx; // write buffer data to UART tx register
  //GPIOB->PTOR |= (1<<18);
  return UART_SUCCESS;
}
 * @brief function to transmit stream of data bytes through the UART
 * This function sends multiple bytes of data through the UART.
 * This function blocks on trasmitting data.
 * @param pointer to data being transmitted, length
 * @return UART_status -- failed or success
UART_status UART_send_n(uint8_t * data_tx, uint16_t length)
  for(uint16_t i=0; i<length; i++)</pre>
  {
    if(UART_send(data_tx+i)==UART_FAILED)
       return UART_FAILED;
  return UART_SUCCESS;
 * @brief function to receive single data byte through the UART
 * This function receives a single byte of data through the UART.
 * This function blocks until a character has been received.
 * @param pointer to data being received
 * @return UART_status -- failed or success
 */
UART_status UART_receive(uint8_t * data_rx)
  while(!(UARTO->S1&UARTO_S1_RDRF_MASK)) // while receive buffer not full
  {
    //NOP
  *data_rx = UARTO->D; // put UART data into buffer
  //GPIOB->PTOR |= (1<<19);
  return UART_SUCCESS;
}
/**
```

```
@brief function to receive stream of data bytes through the UART
 * This function receives multiple bytes of data through the UART.
 * This function blocks until requisite number of characters have been received.
 * @param pointer to data being received, length
 * @return UART_status -- failed or success
UART_status UART_receive_n(uint8_t * data_rx, uint16_t length)
  for(uint16_t i=0; i<length; i++)</pre>
  {
    if(UART_receive(data_rx)==UART_FAILED)
      return UART_FAILED;
  return UART_SUCCESS;
}
 * @brief IRQ handler for the UART
 * This function handles transmit and receive interrupts for the UART.
 * It clears the interrupt flag (if set) for either transmit or receive interrupts.
 * @param none
 * @return none
void UARTO_IRQHandler(void)
{
      START_CRITICAL();
//
        disable_irg();
      if(CB_is_empty(tx_buffer)){UARTO_C2 &= ~UART_C2_TIE_MASK;}
      if((UARTO->S1 & UARTO_S1_RDRF_MASK)&&CB_is_full(rx_buffer)!=CB_FULL) // if
data to be received present in UART register
      {
            //GPIOB->PTOR |= (1<<19);
            rx_rv_IRQ = UART_receive(temp_rx_ptr);
            rx_rv_IRQ = CB_buffer_add_item(rx_buffer, *temp_rx_ptr);
            //populate_log_item(log_ptr_1, DATA_RECEIVED, 0, temp_rx_ptr, 1);
            //log_item(log_ptr_1, logger_queue);
            //print_log_item(log_ptr_1);
            if(CB_is_full(rx_buffer)==CB_FULL){
                  UARTO_C2 &= ~UART_C2_RIE_MASK;
                  rx_rv_IRQ = CB_FULL;
            }
      /* If tx data reg is empty and tx buffer has data send data */
      if((UARTO->S1 & UARTO_S1_TDRE_MASK)&&(CB_is_empty(tx_buffer)!=CB_EMPTY))
            //GPIOB->PTOR |= (1<<18);
            tx_rv_IRQ = CB_buffer_remove_item(tx_buffer, temp_tx_ptr);
            tx_rv_IRQ = UART_send(temp_tx_ptr);
            /* Disable tx interrupts if there is no more data *
            * This prevents being stuck in TX interrupt */
            if(CB_is_empty(tx_buffer)==CB_EMPTY)
```

```
UARTO_C2 &= ~UART_C2_TIE_MASK;
           }
     END_CRITICAL();
     //__enable_irq();
        ****************
  Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
 * software. Shiril Tichkule, Kyle Harlow, and the University of Colorado are
 * not liable for any misuse of this material.
    **************************
 * @file dma.c
* @brief DMA function definitions for project 3.
* This file implements functions to configure the DMA module to work with memmove
and memzero.
 * @author Kyle Harlow
* @author Shiril Tichkule
* @date December 04, 2017
*/
#include <stdint.h>
#define CLOCK_SETUP (0)
#include "MKL25Z4.h"
#include "system_MKL25Z4.h"
#include "project3.h"
#include "dma.h"
DMA_status DMA_configure_memmove(uint8_t* src, uint8_t* dst, size_t length, uint8_t
transfer_size)
{
  /* Set clock source */
 SIM->SCGC6 |= SIM_SCGC6_DMAMUX_MASK; // Enable clock to DMA MUX
                                       // Enable clock to DMA
 SIM->SCGC7 |= SIM_SCGC7_DMA_MASK;
 // Disable DMA MUX channel 0
 //DMAMUXO\_CHCFGO = 0x00;
 // Clear pending errors and/or the done bit
 /*if (((DMA_DSR_BCR0 & DMA_DSR_BCR_DONE_MASK) == DMA_DSR_BCR_DONE_MASK)
  | ((DMA_DSR_BCR0 & DMA_DSR_BCR_BES_MASK) == DMA_DSR_BCR_BES_MASK)
  | ((DMA_DSR_BCR0 & DMA_DSR_BCR_BED_MASK) == DMA_DSR_BCR_BED_MASK)
  | ((DMA_DSR_BCR0 & DMA_DSR_BCR_CE_MASK) == DMA_DSR_BCR_CE_MASK))
 DMA_DSR_BCR0 |= DMA_DSR_BCR_DONE_MASK; */
 // Clear Source size and Destination size fields.
 DMA_DCR0 &= ~(DMA_DCR_SSIZE_MASK | DMA_DCR_DSIZE_MASK);
  // Configure DMA settings:
 DMA_DCR0 |= (DMA_DCR_SSIZE(transfer_size) // Source transfer size
  | DMA_DCR_DSIZE(transfer_size) // Destination transfer size
```

```
| DMA_DCR_SINC_MASK // Source address will be incremented after each transfer
  DMA DCR_DINC_MASK // Destination address will be incremented after each
transfer
  | DMA_DCR_EADREO_MASK // Asynchronous DMA requests are enabled
  | DMA_DCR_EINT_MASK); // Enable DMA interrupt on transfer complete
  // Set no. of bytes to transfer
 DMA_DSR_BCR0 = DMA_DSR_BCR_BCR(length);
  // Set source and destination addresses
 DMA\_SAR0 = (uint32\_t)src;
 DMA\_DAR0 = (uint32\_t)dst;
 // Select the DMA Channel Source
 //DMAMUX0_CHCFG0 = 0x3c; // Always enabled channel source for DMA MUX -- channel
no. 60
 //DMAMUX0_CHCFG0 |= DMAMUX_CHCFG_ENBL_MASK; // Enable the DMA MUX channel
 return DMA_SUCCESS;
}
DMA_status DMA_configure_memzero(uint8_t* src_zero, uint8_t* dst, size_t length,
uint8 t transfer size)
{
      /* Set clock source */
        SIM->SCGC6 |= SIM_SCGC6_DMAMUX_MASK; // Enable clock to DMA MUX
        SIM->SCGC7 |= SIM_SCGC7_DMA_MASK;
                                                // Enable clock to DMA
        // Disable DMA MUX channel 0
        //DMAMUX0\_CHCFG0 = 0x00;
        // Clear pending errors and/or the done bit
        /*if (((DMA_DSR_BCR0 & DMA_DSR_BCR_DONE_MASK) == DMA_DSR_BCR_DONE_MASK)
        ((DMA_DSR_BCR0 & DMA_DSR_BCR_BES_MASK) == DMA_DSR_BCR_BES_MASK)
        | ((DMA_DSR_BCR0 & DMA_DSR_BCR_BED_MASK) == DMA_DSR_BCR_BED_MASK)
        ((DMA DSR BCR0 & DMA DSR BCR CE MASK) == DMA DSR BCR CE MASK))
        DMA_DSR_BCR0 |= DMA_DSR_BCR_DONE_MASK; */
        // Clear Destination size field.
        DMA_DCR0 &= ~(DMA_DCR_DSIZE_MASK);
        // Clear SINC field
        DMA_DCR0 &= ~(DMA_DCR_SINC_MASK);
        // Configure DMA settings:
        DMA_DCR0 |= (DMA_DCR_SSIZE(1) // Source transfer size = 1
        | DMA_DCR_DSIZE(transfer_size) // Destination transfer size
        | DMA_DCR_DINC_MASK // Destination address will be incremented after each
transfer
        | DMA_DCR_EADREQ_MASK // Asynchronous DMA requests are enabled
        | DMA_DCR_EINT_MASK); // Enable DMA interrupt on transfer complete
        // Set no. of bytes to transfer
        DMA_DSR_BCR0 = DMA_DSR_BCR_BCR(length);
        // Set destination addresses
        DMA\_SAR0 = (uint32\_t)src\_zero;
        DMA_DAR0 = (uint32_t)dst;
```

```
// Select the DMA Channel Source
        //DMAMUX0_CHCFG0 = 0x3c; // Always enabled channel source for DMA MUX --
channel no. 60
        //DMAMUX0_CHCFG0 |= DMAMUX_CHCFG_ENBL_MASK; // Enable the DMA MUX channel
        return DMA SUCCESS;
}
/*
   * *
       Processors:
                            MKL25Z128FM4
* *
                            MKL25Z128FT4
* *
                            MKL25Z128LH4
* *
                            MKL25Z128VLK4
* *
* *
       Compilers:
                            Keil ARM C/C++ Compiler
                            Freescale C/C++ for Embedded ARM
* *
                            GNU C Compiler
* *
                            GNU C Compiler - CodeSourcery Sourcery G++
                            IAR ANSI C/C++ Compiler for ARM
* *
* *
       Reference manual:
                            KL25P80M48SF0RM, Rev.3, Sep 2012
                            rev. 2.5, 2015-02-19
* *
       Version:
       Build:
                            b150220
* *
       Abstract:
           Provides a system configuration function and a global variable that
* *
           contains the system frequency. It configures the device and initializes
* *
           the oscillator (PLL) that is part of the microcontroller device.
* *
* *
       Copyright (c) 2015 Freescale Semiconductor, Inc.
* *
       All rights reserved.
* *
       Redistribution and use in source and binary forms, with or without
modification,
       are permitted provided that the following conditions are met:
* *
* *
       o Redistributions of source code must retain the above copyright notice,
this list
* *
         of conditions and the following disclaimer.
* *
* *
       o Redistributions in binary form must reproduce the above copyright notice,
this
* *
         list of conditions and the following disclaimer in the documentation
and/or
         other materials provided with the distribution.
* *
* *
       o Neither the name of Freescale Semiconductor, Inc. nor the names of its
* *
         contributors may be used to endorse or promote products derived from this
* *
         software without specific prior written permission.
* *
* *
       THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND
       ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED
       WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
       DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
F0R
       ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES
```

```
* *
       (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* *
       LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
ON
* *
      ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* *
       (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
THIS
* *
      SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* *
* *
      http:
                             www.freescale.com
* *
      mail:
                             support@freescale.com
* *
      Revisions:
* *
       - rev. 1.0 (2012-06-13)
* *
           Initial version.
* *
       - rev. 1.1 (2012-06-21)
           Update according to reference manual rev. 1.
* *
       - rev. 1.2 (2012-08-01)
* *
           Device type UARTLP changed to UARTO.
       - rev. 1.3 (2012-10-04)
* *
           Update according to reference manual rev. 3.
* *
       - rev. 1.4 (2012-11-22)
* *
           MCG module - bit LOLS in MCG_S register renamed to LOLSO.
* *
           NV registers - bit EZPORT_DIS in NV_FOPT register removed.
* *
       - rev. 1.5 (2013-04-05)
           Changed start of doxygen comment.
* *
       - rev. 2.0 (2013-10-29)
* *
           Register accessor macros added to the memory map.
* *
           Symbols for Processor Expert memory map compatibility added to the
memory map.
* *
           Startup file for gcc has been updated according to CMSIS 3.2.
* *
           System initialization updated.
       - rev. 2.1 (2014-07-16)
* *
           Module access macro module_BASES replaced by module_BASE_PTRS.
* *
           System initialization and startup updated.
* *
       - rev. 2.2 (2014-08-22)
           System initialization updated - default clock config changed.
* *
       - rev. 2.3 (2014-08-28)
* *
           Update of startup files - possibility to override DefaultISR added.
* *
       - rev. 2.4 (2014-10-14)
* *
           Interrupt INT_LPTimer renamed to INT_LPTMR0.
* *
       - rev. 2.5 (2015-02-19)
* *
           Renamed interrupt vector LLW to LLWU.
* *
*/
 * @file MKL25Z4
 * @version 2.5
  @date 2015-02-19
 * @brief Device specific configuration file for MKL25Z4 (implementation file)
 * Provides a system configuration function and a global variable that contains
 * the system frequency. It configures the device and initializes the oscillator
   (PLL) that is part of the microcontroller device.
#include <stdint.h>
#include "MKL25Z4.h"
```

```
uint32_t SystemCoreClock = DEFAULT_SYSTEM_CLOCK;
   -- SystemInit()
void SystemInit (void) {
#if (DISABLE_WDOG)
  /* SIM_COPC: COPT=0, COPCLKS=0, COPW=0 */
  SIM->COPC = (uint32_t)0x00u;
#endif /* (DISABLE_WDOG) */
#ifdef CLOCK_SETUP
  if((RCM->SRS0 & RCM_SRS0_WAKEUP_MASK) != 0x00U)
    if((PMC->REGSC & PMC_REGSC_ACKISO_MASK) != 0x00U)
       PMC->REGSC |= PMC_REGSC_ACKISO_MASK; /* Release hold with ACKISO: Only has
an effect if recovering from VLLSx.*/
  }
 /* Power mode protection initialization */
#ifdef SYSTEM_SMC_PMPROT_VALUE
 SMC->PMPROT = SYSTEM_SMC_PMPROT_VALUE;
#endif
  /* System clock initialization */
 /* Internal reference clock trim initialization */
#if defined(SLOW_TRIM_ADDRESS)
  if ( *((uint8_t*)SLOW_TRIM_ADDRESS) != 0xFFU) {
Skip if non-volatile flash memory is erased */
   MCG->C3 = *((uint8_t*)SLOW_TRIM_ADDRESS);
  #endif /* defined(SLOW_TRIM_ADDRESS) */
  #if defined(SLOW_FINE_TRIM_ADDRESS)
   MCG->C4 = (MCG->C4 & \sim (MCG_C4\_SCFTRIM\_MASK)) | ((*((uint8_t*)
SLOW_FINE_TRIM_ADDRESS)) & MCG_C4_SCFTRIM_MASK);
  #endif
  #if defined(FAST_TRIM_ADDRESS)
    MCG->C4 = (MCG->C4 \& \sim (MCG_C4_FCTRIM_MASK)) | ((*((uint8_t*) FAST_TRIM_ADDRESS)))
& MCG_C4_FCTRIM_MASK);
  #endif
#if defined(SLOW_TRIM_ADDRESS)
 #endif /* defined(SLOW_TRIM_ADDRESS) */
 /* Set system prescalers and clock sources */
 SIM->CLKDIV1 = SYSTEM_SIM_CLKDIV1_VALUE; /* Set system prescalers */
  SIM->SOPT1 = ((SIM->SOPT1) & (uint32_t)(\sim(SIM_SOPT1_OSC32KSEL_MASK))) |
((SYSTEM_SIM_SOPT1_VALUE) & (SIM_SOPT1_OSC32KSEL_MASK)); /* Set 32 kHz clock source
(ERCLK32K) */
  SIM->SOPT2 = ((SIM->SOPT2) & (uint32_t)(~(SIM_SOPT2_PLLFLLSEL_MASK))) |
((SYSTEM_SIM_SOPT2_VALUE) & (SIM_SOPT2_PLLFLLSEL_MASK)); /* Selects the high
```

```
frequency clock for various peripheral clocking options. */
  SIM->SOPT2 = ((SIM->SOPT2) & (uint32_t)(~(SIM_SOPT2_TPMSRC_MASK))) |
((SYSTEM_SIM_SOPT2_VALUE) & (SIM_SOPT2_TPMSRC_MASK)); /* Selects the clock source
for the TPM counter clock. */
#if ((MCG_MODE == MCG_MODE_FEI) || (MCG_MODE == MCG_MODE_FBI) || (MCG_MODE ==
MCG MODE BLPI))
  /* Set MCG and OSC */
#if ((((SYSTEM_OSCO_CR_VALUE) & OSC_CR_ERCLKEN_MASK) != 0x00U) ||
(((SYSTEM_MCG_C5_VALUE) & MCG_C5_PLLCLKENO_MASK) != 0x00U))
  /* SIM_SCGC5: PORTA=1 */
 SIM_SCGC5 |= SIM_SCGC5_PORTA_MASK;
  /* PORTA_PCR18: ISF=0, MUX=0 */
 PORTA_PCR18 &= (uint32_t)~(uint32_t)((PORT_PCR_ISF_MASK | PORT_PCR_MUX(0x07)));
 if (((SYSTEM_MCG_C2_VALUE) & MCG_C2_EREFSO_MASK) != 0x00U) {
  /* PORTA_PCR19: ISF=0, MUX=0 */
 PORTA_PCR19 &= (uint32_t)~(uint32_t)((PORT_PCR_ISF_MASK | PORT_PCR_MUX(0x07)));
#endif
 MCG->SC = SYSTEM_MCG_SC_VALUE;
                                       /* Set SC (fast clock internal reference
divider) */
 MCG->C1 = SYSTEM_MCG_C1_VALUE;
                                       /* Set C1 (clock source selection, FLL ext.
reference divider, int. reference enable etc.) */
  /* Check that the source of the FLL reference clock is the requested one. */
  if (((SYSTEM_MCG_C1_VALUE) & MCG_C1_IREFS_MASK) != 0x00U) {
    while((MCG->S & MCG_S_IREFST_MASK) == 0x00U) {
    }
  } else {
    while((MCG->S & MCG_S_IREFST_MASK) != 0x00U) {
    }
 MCG->C2 = (SYSTEM_MCG_C2_VALUE) & (uint8_t)(~(MCG_C2_LP_MASK)); /* Set C2 (freq.
range, ext. and int. reference selection etc.; low power bit is set later) */
 MCG->C4 = ((SYSTEM_MCG_C4_VALUE) & (uint8_t)(~(MCG_C4_FCTRIM_MASK |
MCG_C4_SCFTRIM_MASK))) | (MCG->C4 & (MCG_C4_FCTRIM_MASK | MCG_C4_SCFTRIM_MASK)); /*
Set C4 (FLL output; trim values not changed) */
  OSCO->CR = SYSTEM_OSCO_CR_VALUE;
                                       /* Set OSC CR (OSCERCLK enable, oscillator
capacitor load) */
 #if (MCG_MODE == MCG_MODE_BLPI)
  /* BLPI specific */
 MCG->C2 |= (MCG_C2_LP_MASK);
                                      /* Disable FLL and PLL in bypass mode */
 #endif
#else /* MCG_MODE */
 /* Set MCG and OSC */
  /* SIM_SCGC5: PORTA=1 */
 SIM_SCGC5 |= SIM_SCGC5_PORTA_MASK;
 /* PORTA_PCR18: ISF=0, MUX=0 */
 PORTA_PCR18 &= (uint32_t)~(uint32_t)((PORT_PCR_ISF_MASK | PORT_PCR_MUX(0x07)));
 if (((SYSTEM_MCG_C2_VALUE) & MCG_C2_EREFS0_MASK) != 0x00U) {
  /* PORTA PCR19: ISF=0, MUX=0 */
 PORTA_PCR19 &= (uint32_t)~(uint32_t)((PORT_PCR_ISF_MASK | PORT_PCR_MUX(0x07)));
 MCG->SC = SYSTEM MCG SC VALUE;
                                       /* Set SC (fast clock internal reference
divider) */
MCG->C2 = (SYSTEM\_MCG\_C2\_VALUE) \& (uint8\_t)(\sim(MCG\_C2\_LP\_MASK)); /* Set C2 (freq. range, ext. and int. reference selection etc.; low power bit is set later) */
  OSCO->CR = SYSTEM_OSCO_CR_VALUE; /* Set OSC_CR (OSCERCLK enable, oscillator
capacitor load) */
 #if (MCG_MODE == MCG_MODE_PEE)
```

```
MCG->C1 = (SYSTEM_MCG_C1_VALUE) | MCG_C1_CLKS(0x02); /* Set C1 (clock source
selection, FLL ext. reference divider, int. reference enable etc.) - PBE mode*/
  MCG->C1 = SYSTEM_MCG_C1_VALUE;
                                      /* Set C1 (clock source selection, FLL ext.
reference divider, int. reference enable etc.) */
  if (((SYSTEM_MCG_C2_VALUE) & MCG_C2_EREFS0_MASK) != 0x00U) {
    while((MCG->S & MCG_S_OSCINITO_MASK) == 0x00U) { /* Check that the oscillator
is running */
    }
  ^{\prime\prime} Check that the source of the FLL reference clock is the requested one. */
  if (((SYSTEM_MCG_C1_VALUE) & MCG_C1_IREFS_MASK) != 0x00U) {
    while((MCG->S & MCG_S_IREFST_MASK) == 0x00U) {
  } else {
    while((MCG->S & MCG_S_IREFST_MASK) != 0x00U) {
    }
  MCG->C4 = ((SYSTEM_MCG_C4_VALUE) & (uint8_t)(~(MCG_C4_FCTRIM_MASK |
MCG_C4_SCFTRIM_MASK))) | (MCG->C4 & (MCG_C4_FCTRIM_MASK | MCG_C4_SCFTRIM_MASK)); /*
Set C4 (FLL output; trim values not changed) */
#endif /* MCG_MODE */
  /* Common for all MCG modes */
  /* PLL clock can be used to generate clock for some devices regardless of clock
generator (MCGOUTCLK) mode. */
  MCG->C5 = (SYSTEM_MCG_C5_VALUE) & (uint8_t)(~(MCG_C5_PLLCLKEN0_MASK)); /* Set C5
(PLL settings, PLL reference divider etc.) */
  MCG->C6 = (SYSTEM_MCG_C6_VALUE) & (uint8_t)~(MCG_C6_PLLS_MASK); /* Set C6 (PLL
select, VCO divider etc.) */
  if ((SYSTEM_MCG_C5_VALUE) & MCG_C5_PLLCLKENO MASK) {
    MCG->C5 |= MCG_C5_PLLCLKEN0_MASK; /* PLL clock enable in mode other than PEE
or PBE */
  /* BLPE, PEE and PBE MCG mode specific */
#if (MCG_MODE == MCG_MODE_BLPE)
  MCG->C2 |= (MCG_C2_LP_MASK);
                                      /* Disable FLL and PLL in bypass mode */
#elif ((MCG_MODE == MCG_MODE_PBE) || (MCG_MODE == MCG_MODE_PEE))
                                     /* Set C6 (PLL select, VCO divider etc.) */
  MCG->C6 |= (MCG_C6_PLLS_MASK);
  while((MCG->S & MCG_S_LOCKO_MASK) == 0 \times 000U) { /* Wait until PLL is locked*/
  #if (MCG_MODE == MCG_MODE_PEE)
  MCG->C1 &= (uint8_t)~(MCG_C1_CLKS_MASK);
  #endif
#endif
#if ((MCG_MODE == MCG_MODE_FEI) || (MCG_MODE == MCG_MODE_FEE))
  while((MCG->S & MCG_S_CLKST_MASK) != 0x00U) { /* Wait until output of the FLL is
selected */
  }
  /* Use LPTMR to wait for 1ms for FLL clock stabilization */
  SIM_SCGC5 |= SIM_SCGC5_LPTMR_MASK; /* Alow software control of LPMTR */
                                     /* Default 1 LPO tick */
  LPTMR0->CMR = LPTMR_CMR_COMPARE(0);
  LPTMRO->PSR = (LPTMR_PSR_PCS(0x01) | LPTMR_PSR_PBYP_MASK); /* Clock source: LPO,
Prescaler bypass enable */
  LPTMRO->CSR = LPTMR_CSR_TEN_MASK; /* LPMTR enable */
```

```
while((LPTMR0_CSR & LPTMR_CSR_TCF_MASK) == 0u) {
  LPTMR0 CSR = 0 \times 00;
                                       /* Disable LPTMR */
  SIM_SCGC5 &= (uint32_t)~(uint32_t)SIM_SCGC5_LPTMR_MASK;
#elif ((MCG_MODE == MCG_MODE_FBI) || (MCG_MODE == MCG_MODE_BLPI))
  while((MCG->S & MCG_S_CLKST_MASK) != 0x04U) { /* Wait until internal reference
clock is selected as MCG output */
#elif ((MCG_MODE == MCG_MODE_FBE) || (MCG_MODE == MCG_MODE_PBE) || (MCG_MODE ==
MCG_MODE_BLPE))
  while((MCG->S & MCG_S_CLKST_MASK) != 0x08U) { /* Wait until external reference
clock is selected as MCG output */
#elif (MCG_MODE == MCG_MODE_PEE)
  while((MCG->S & MCG_S_CLKST_MASK) != 0x0CU) { /* Wait until output of the PLL is
selected */
  }
#endif
#if (((SYSTEM_SMC_PMCTRL_VALUE) & SMC_PMCTRL_RUNM_MASK) == (0x02U <<
SMC PMCTRL RUNM SHIFT))
  SMC->PMCTRL = (uint8_t)((SYSTEM_SMC_PMCTRL_VALUE) & (SMC_PMCTRL_RUNM_MASK)); /*
Enable VLPR mode */
  while(SMC->PMSTAT != 0x04U) { /* Wait until the system is in VLPR mode */
  }
#endif
  /* PLL loss of lock interrupt request initialization */
  if (((SYSTEM_MCG_C6_VALUE) & MCG_C6_LOLIEO_MASK) != 0U) {
                                  /* Enable PLL loss of lock interrupt request
    NVIC_EnableIRQ(MCG_IRQn);
#endif
}
   -- SystemCoreClockUpdate()
void SystemCoreClockUpdate (void) {
                                       /* Variable to store output clock frequency
  uint32_t MCGOUTClock;
of the MCG module */
  uint16_t Divider;
  if ((MCG->C1 \& MCG\_C1\_CLKS\_MASK) == 0x00U) {
    /* Output of FLL or PLL is selected */
    if ((MCG->C6 \& MCG\_C6\_PLLS\_MASK) == 0x00U) {
      /* FLL is selected */
      if ((MCG->C1 & MCG_C1_IREFS_MASK) == 0x00U) {
        /* External reference clock is selected */
        MCGOUTClock = CPU_XTAL_CLK_HZ; /* System oscillator drives MCG clock */
        if ((MCG->C2 & MCG_C2_RANGE0_MASK) != 0x00U) {
          switch (MCG->C1 & MCG_C1_FRDIV_MASK) {
          case 0x38U:
            Divider = 1536U;
            break;
          case 0x30U:
            Divider = 1280U;
            break;
          default:
```

```
Divider = (uint16_t)(32LU \ll ((MCG->C1 \& MCG_C1_FRDIV_MASK) >>
MCG_C1_FRDIV_SHIFT));
            break:
          }
        } else {/* ((MCG->C2 & MCG_C2_RANGE_MASK) != 0x00U) */
          Divider = (uint16_t)(1LU << ((MCG->C1 & MCG_C1_FRDIV_MASK) >>
MCG_C1_FRDIV_SHIFT));
        MCGOUTClock = (MCGOUTClock / Divider); /* Calculate the divided FLL
reference clock */
      } else { /* (!((MCG->C1 & MCG_C1_IREFS_MASK) == 0x00U)) */
        MCGOUTClock = CPU_INT_SLOW_CLK_HZ; /* The slow internal reference clock is
selected */
      } /* (!((MCG->C1 & MCG_C1_IREFS_MASK) == 0x00U)) */
      /* Select correct multiplier to calculate the MCG output clock */
      switch (MCG->C4 & (MCG_C4_DMX32_MASK | MCG_C4_DRST_DRS_MASK)) {
        case 0x00U:
          MCGOUTClock *= 640U;
          break;
        case 0x20U:
          MCGOUTClock *= 1280U;
          break;
        case 0x40U:
          MCGOUTClock *= 1920U;
          break;
        case 0x60U:
          MCGOUTClock *= 2560U;
          break;
        case 0x80U:
          MCGOUTClock *= 732U;
          break;
        case 0xA0U:
          MCGOUTClock *= 1464U;
          break:
        case 0xC0U:
          MCGOUTClock *= 2197U;
          break;
        case 0xE0U:
          MCGOUTClock *= 2929U;
          break:
        default:
          break;
    } else { /* (!((MCG->C6 & MCG_C6_PLLS_MASK) == 0x00U)) */
      /* PLL is selected */
      Divider = (((uint16_t)MCG->C5 \& MCG_C5_PRDIV0_MASK) + 0x01U);
      MCGOUTClock = (uint32_t)(CPU_XTAL_CLK_HZ / Divider); /* Calculate the PLL
reference clock */
      Divider = (((uint16_t)MCG->C6 \& MCG_C6_VDIV0_MASK) + 24U);
      MCGOUTClock *= Divider;
                                       /* Calculate the MCG output clock */
    } /* (!((MCG->C6 & MCG_C6_PLLS_MASK) == 0x00U)) */
  } else if ((MCG->C1 & MCG_C1_CLKS_MASK) == 0x40U) {
    /* Internal reference clock is selected */
    if ((MCG->C2 \& MCG_C2_IRCS_MASK) == 0x00U) {
      MCGOUTClock = CPU_INT_SLOW_CLK_HZ; /* Slow internal reference clock selected
    } else { /* (!((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U)) */
      Divider = (uint16_t)(0x01LU << ((MCG->SC & MCG_SC_FCRDIV_MASK) >>
MCG_SC_FCRDIV_SHIFT));
```

```
MCGOUTClock = (uint32_t) (CPU_INT_FAST_CLK_HZ / Divider); /* Fast internal
reference clock selected */
   } /* (!((MCG->C2 & MCG_C2_IRCS_MASK) == 0x00U)) */
 } else if ((MCG->C1 & MCG_C1_CLKS_MASK) == 0x80U) {
   /* External reference clock is selected */
                                   /* System oscillator drives MCG clock */
   MCGOUTClock = CPU XTAL CLK HZ;
 /* Reserved value */
   return;
 } /* (!((MCG->C1 & MCG_C1_CLKS_MASK) == 0x80U)) */
 SystemCoreClock = (MCGOUTClock / (0x01U + ((SIM->CLKDIV1 &
SIM_CLKDIV1_OUTDIV1_MASK) >> SIM_CLKDIV1_OUTDIV1_SHIFT)));
      ******************
 * Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
 * Redistribution, modification or use of this software in source or binary
 * forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
* software. Shiril Tichkule, Kyle Harlow, and the University of Colorado are
* not liable for any misuse of this material.
 ******************************
/**
 * @file spi.c
* @brief SPI function definitions for project 3.
* This file implements functions to initialize the SPI module on the KL25Z.
* @author Kyle Harlow
* @author Shiril Tichkule
 * @date December 06, 2017
 */
#include "MKL25Z4.h"
#include "nordic.h"
#include "nrf24.h"
#include "spi.h"
uint8_t nrf_read_register(uint8_t reg)
{
     uint8_t rv_read=9;
     nrf_chip_enable();
     req = R_REGISTER | reg;
     rv_read=SPI_write_byte(reg);
           rv_read = SPI_write_byte(NOP);
           rv_read = SPI_write_byte(NOP);
          //rv_read = SPI_write_byte(NOP);
           rv_read = SPI0_D;
     nrf_chip_disable();
     return rv_read;
}
void nrf_write_register(uint8_t reg, uint8_t value)
     nrf_chip_enable();
     reg = W_REGISTER | reg;
     SPI_write_byte(reg);
     SPI_write_byte(value);
     //status = nrf_read_status();
```

```
//SPI_read_byte();
      nrf_chip_disable();
uint8_t nrf_read_status(void)
{
      //nrf_chip_enable();
      uint8_t rv;
      rv = nrf_read_register(STATUS);
      return rv;
}
void nrf_write_config(uint8_t config)
{
      nrf_write_register(CONFIG, config);
}
uint8_t nrf_read_config(void)
{
      return nrf_read_register(CONFIG);
}
uint8_t nrf_read_rf_setup(void)
{
   return nrf_read_register(RF_SETUP);
}
void nrf_write_rf_setup(uint8_t config)
      nrf_write_register(RF_SETUP, config);
}
uint8_t nrf_read_rf_ch(void)
      return nrf_read_register(RF_CH);
}
void nrf_write_rf_ch(uint8_t channel)
{
      nrf_write_register(RF_CH, channel);
}
void nrf_read_tx_addr(uint8_t * tx_addr)
      //uint8_t status;
      nrf_chip_enable();
      uint8_t reg = (R_REGISTER|TX_ADDR);
      SPI_write_byte(reg);
      //SPI_write_byte(NOP);
      for(uint8_t i=0;i<5;i++)
      {
            SPI_write_byte(NOP);
            *(tx_addr+i) = SPI0_D;
      nrf_chip_disable();
}
void nrf_write_tx_addr(uint8_t * tx_addr)
{
      //uint8_t status;
```

```
nrf_chip_enable();
      uint8_t reg = (TX_ADDR|W_REGISTER);
      SPI_write_byte(reg);
      for(uint8_t i=0;i<5;i++)
      {
            SPI_write_byte(*(tx_addr+i));
      nrf_chip_disable();
}
uint8_t nrf_read_fifo_status(void)
{
      return nrf_read_register(FIF0_STATUS);
}
void nrf_flush_tx_fifo(void)
{
      nrf_chip_enable();
      SPI_write_byte(FLUSH_TX);
      nrf_chip_disable();
}
void nrf_flush_rx_fifo(void)
{
      nrf_chip_enable();
      SPI_write_byte(FLUSH_RX);
      nrf_chip_disable();
#include <stdint.h>
#include <stdlib.h>
#include "system_MKL25Z4.h"
#include "MKL25Z4.h"
#include "core_cmOplus.h"
#include "core_cmInstr.h"
#include "core_cmFunc.h"
#include "dma.h"
#include "memory.h"
#include "project3.h"
uint32_t start_count; // count variables for start and end times
uint32_t end_count;
#define getcount() (SysTick->VAL) // get current value of systick counter
#define systick_overflow (SysTick->CTRL&SysTick_CTRL_COUNTFLAG_Msk) // check
counter overflow
#define systickzero() (SysTick->VAL= OUL) // reset counter
void SysTick_Init(uint32_t ticks)
{
    SysTick->LOAD = (uint32_t)(ticks - 1UL); // counter reload value
    SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk; //
enable counter
    SysTick->VAL
                   = OUL;
}
void port_configure() // LED port to test interrupt
{
      SIM->SCGC5 |= SIM_SCGC5_PORTB_MASK; //Clock Port B
      PORTB->PCR[18] = PORT_PCR_MUX(1); //Alternative GPIO function for red LED pin
```

```
PTB->PDDR = 1 << 18; //Set as output pin
}
void DMA0_IRQHandler(void)
{
      end_count=getcount(); // get count at ISR entry
    // interrupt generated upon DMA transfer completion.
      // disable interrupts
      START_CRITICAL();
      //__disable_irq();
      // set return value of DMA IRQ to indicate memory transfer/set is complete
      DMA_DSR_BCR0 |= DMA_DSR_BCR_DONE_MASK;
      uint8_t rv_DMA_IRQ = 1;
      PTB->PTOR = 1 << 18; //Toggle PTB18 (red LED)
      //GPIOD->PCOR |= (1<<0); // Clear the pin and write 1 to the ISF flag to
clear interrupt
      //PORTD->PCR[0] |=PORT_PCR_ISF_MASK;
      // enable interrupts again
      END_CRITICAL();
      //__enable_irq();
}
int main(void)
{
  port_configure();
 DMA_status rv_DMA;
  size_t transfer_length = 5000;
  uint8_t transfer_size = 0; // (0,1,2):(4 bytes, 1 byte, 2 byte)
  uint16_t data_length = 5000;
 uint8_t * src = malloc(data_length*sizeof(uint8_t));
 uint8_t * dst = malloc(transfer_length*sizeof(uint8_t));
  uint8_t * src_zero = malloc(1*sizeof(uint8_t));
  *(src zero) = 0x00;
  uint8_t systick_overflow_count = 0; // count no. of times timer overflowed
  uint16_t i;
 for(i=0;i<data_length;i++)</pre>
        *(src+i) = (uint8_t)i;
  for(i=0;i<data_length;i++)</pre>
    {
        *(dst+i) = 0xAA;
    }
  /* Enable DMA0 interrupt*/
 NVIC->ISER[0]=0x00000001;
  //NVIC_EnableIRQ(DMA0_IRQn);
  //NVIC_SetPriority(DMA0_IRQn, DMA_PRIORITY);
 /* Enable interrupts at GLOBAL */
 __enable_irq();
 SysTick_Init(0xFFFFFF); // Load maximum count in systick counter
  start_count=getcount(); // count value before DMA transfer initiated
```

```
dst = my_memmove_dma(src, dst, transfer_length, transfer_size);
if(systick_overflow)
 {
      systick_overflow_count++;
 }
 systickzero(); // reset counter for next timing operation
SysTick_Init(0xFFFFFF); // Load maximum count in systick counter
start_count=getcount(); // count value before DMA transfer initiated
dst = my_memzero_dma(src_zero, dst, transfer_length, transfer_size);
if(systick_overflow)
 {
      systick_overflow_count++;
 }
 systickzero(); // reset counter for next timing operation
return 0;*/
SysTick_Init(0xFFFFFF); // Load maximum count in systick counter
   start_count=getcount(); // count value before DMA transfer initiated
  dst = my_memmove(src, dst, transfer_length);
  end_count = getcount();
  if(systick_overflow)
      systick_overflow_count++;
  }
  systickzero(); // reset counter for next timing operation
  SysTick_Init(0xFFFFFF); // Load maximum count in systick counter
  start_count=getcount(); // count value before DMA transfer initiated
  dst = my_memzero(dst, transfer_length);
  end_count = getcount();
  if(systick_overflow)
      systick_overflow_count++;
  }
  systickzero(); // reset counter for next timing operation
  return 0;
 Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
* permitted to modify this and use it to learn about the field of embedded
* software. Shiril Tichkule, Kyle Harlow, and the University of Colorado are
* not liable for any misuse of this material.
*******************************
```

```
* @file gpio.c
 * @brief GPIO function definitions for project 3.
 * This file implements functions to configure GPIO pins for SPI communication
 * with the Nordic NRF24 device.
 * @author Kyle Harlow
 * @author Shiril Tichkule
 * @date December 06, 2017
 */
#include "MKL25Z4.h"
#include "gpio.h"
#include "nrf24.h"
#include "spi.h"
#include "nordic.h"
void GPIO_nrf_init(void)
{
     SIM_SCGC5 |= SIM_SCGC5_PORTD_MASK; // Set up port D for SPI0 and clock it
   SIM SCGC4 |= SIM SCGC4 SPI0 MASK; // Turn on SPI0 clock
   PORTD->PCR[0] |= PORT_PCR_MUX(1); // GPIO pin for CS
   PORTD->PCR[1] |= PORT_PCR_MUX(2); // SCK
   PORTD->PCR[2] |= PORT_PCR_MUX(2); // MOSI
   PORTD->PCR[3] |= PORT_PCR_MUX(2); // MISO
   GPIOD->PDDR |= 1<<0; // Set data direction to output
   SPI_init();
   //nrf_write_register(CONFIG, 0x7A); // Power up and configure NRF module
   ******************
 * Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
 * Redistribution, modification or use of this software in source or binary
 * forms is permitted as long as the files maintain this copyright. Users are
  permitted to modify this and use it to learn about the field of embedded
 * software. Shiril Tichkule, Kyle Harlow, and the University of Colorado are
 * not liable for any misuse of this material.
 /**
 * @file memory.c
 * @brief Memory manipulation function definitions for project 1.
 * This file edits memory by moving, copying, setting, allocating and freeing.
 * @author Kyle Harlow
 * @author Shiril Tichkule
 * @date November 25, 2017
 */
#include "MKL25Z4.h"
#include <stdio.h>
#include <stdint.h>
#include <stdlib.h>
#include "memory.h"
#include "dma.h"
#include "project3.h"
uint8_t* my_memmove(uint8_t* src, uint8_t* dst, size_t length)
```

```
if (src == NULL || dst == NULL){ return NULL; }
  int32_t distance = dst - src; // get distance of destination from source
  int32_t i;
  if (distance == 0) // if destination and source addresses overlap exactly, no
need to move data
    return src;
  else if (distance > 0 && distance < length) // if distance is positive, but less
than length, we have overlap
    for(i=length-1;i>=0;i--) // only move non-overlapping memory locations (no data
corruption)
    {
      *(dst+i) = *(src+i);
 else if (distance < 0 && abs(distance) < length) // overlap occurs, but distance
is negative (dst < src)
  {
   for(i=0;i<=length-1;i++) // only move non-overlapping memory locations</pre>
      *(dst+i) = *(src+i);
  }
  else
    for(i=0; i<=length-1; i++) // finite distance, but no overlap
      *(dst+i) = *(src+i);
  return dst;
}
#pragma GCC push
#pragma GCC optimize ("03")
uint8_t* my_memmove_dma(uint8_t* src, uint8_t* dst, size_t length, uint8_t
transfer_size)
{
      uint8_t rv_DMA_IRQ = 0;
      DMA_status rv_dma = DMA_configure_memmove(src,dst,length,transfer_size);
      if (rv_dma == -1)
      {
            return NULL;
      DMA_DCR0 |= DMA_DCR_START_MASK; // start DMA transfer
      //while (rv_DMA_IRQ == 0) {}; // wait while DMA transfer ongoing
      // DMA transfer has terminated
      return dst; // return destination pointer
      rv_DMA_IRQ = 0; // clear global DMA_IRQ variable
#pragma GCC pop
uint8_t* my_memcpy(uint8_t* src, uint8_t* dst, size_t length)
 if (src == NULL || dst == NULL){ return NULL; }
  int32_t i;
  if (src == dst) // if destination and source addresses overlap exactly, no need
to copy data
    return src;
  else if (dst > src) // if destination occurs after source in memory
```

```
for(i=0; i<=length-1; i++) // copy memory locations without checking for
overlap (data corruption may occur)
      *(dst+i) = *(src+i);
    }
  else if (dst < src) // if destination occurs before source in memory
    for(i=0;i<=length-1;i++)
      *(dst+i) = *(src+i);
  return dst;
uint8_t* my_memset(uint8_t* src, size_t length, uint8_t value)
 if (src == NULL) { return NULL; }
  uint32_t i;
  for(i=0;i<=length-1;i++) // set memory location contents to value</pre>
      *(src+i) = value;
 return src;
}
uint8_t* my_memzero(uint8_t* src, size_t length)
 if (src == NULL) { return NULL; }
 uint32_t i;
  for(i=0;i<=length-1;i++) // set memory location contents to zero
      *(src+i) = 0;
 return src;
#pragma GCC push
#pragma GCC optimize ("03")
uint8_t* my_memzero_dma(uint8_t* src_zero, uint8_t* dst, size_t length, uint8_t
transfer_size)
{
      uint8_t rv_DMA_IRQ = 0;
      DMA_status rv_dma = DMA_configure_memzero(src_zero,dst,length,transfer_size);
      if (rv_dma == -1)
      {
            return NULL;
      DMA_DCR0 |= DMA_DCR_START_MASK; // start DMA transfer
      //while (rv_DMA_IRQ==0) {}; // wait while DMA transfer ongoing
      // DMA transfer has terminated
      return dst; // return destination pointer
      rv_DMA_IRQ = 0; // clear global DMA_IRQ variable
#pragma GCC pop
uint8_t* my_reverse(uint8_t* src, size_t length)
```

```
if (src == NULL) { return NULL; }
 uint8_t* start = src; // create pointers to start and end of memory segment to be
reversed
 uint8_t* end = src+length-1;
 uint8 t temp;
 while(start < end) // swap memory locations until start and end pointers meet
     temp = *start;
     *start = *end;
     *end = temp;
     start++; // increment start pointer
     end--; // decrement end pointer
 return src;
uint32_t* reserve_words(size_t length)
 uint32_t* src; // pointer to reserved memory space
 src = malloc(length*sizeof(uint32_t*)); // allocate memory big enough to hold
'length' number of uint32_t data
  return (src==NULL)?NULL:src; // return NULL if allocations fails, else return
pointer to memory
void free_words(uint32_t* src)
 free(src); // free memory allocated by a previous malloc() operation
* Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
* permitted to modify this and use it to learn about the field of embedded
 * software. Shiril Tichkule, Kyle Harlow, and the University of Colorado are
* not liable for any misuse of this material.
 ******************************
/**
 * @file unittests.c
 * @brief Cmocka unit test function definitions.
* This file contains Cmocka unit tests for functions defined as part of project 1
and 2.
 * @author Kyle Harlow
* @author Shiril Tichkule
* @date October 24, 2017
*/
#include <stdarq.h>
#include <stdio.h>
#include <stddef.h>
#include <setjmp.h>
#include <cmocka.h>
#include <stdint.h>
#include <stdlib.h>
#include "memory.h"
```

```
#include "conversion.h"
#include "circular_buffer.h"
static void test_my_memmove(void **state) // my_memmove unit test
  (void) state;
  uint8_t * rv;
  uint8_t * src = NULL;
  uint8_t * dst = NULL;
 uint8_t offset = 8;
  size_t length = 16;
  size_t array_len = 16;
  uint8_t * mem = (uint8_t *)malloc(length*sizeof(uint8_t*));
  uint8_t i = 0;
  /* create memory to test */
 for(i=0;i<length;i++)</pre>
      *(mem+i) = i;
    }
  /* test for src, dst = NULL */
  rv = my_memmove(src,dst,length);
 assert_null(rv);
 /* test for dst = NULL */
 src = mem;
  rv = my_memmove(src,dst,length);
 assert_null(rv);
 /* test for no overlap between src and dst */
 dst = src + offset;
  length = offset;
  rv = my_memmove(src,dst,length);
  for(i=0;i<length;i++)</pre>
      assert_int_equal(*(src+i),*(dst+i));
  /* test for src in dst overlap */
 offset = 4;
  length = 8;
  for(i=0;i<array_len;i++)</pre>
      *(mem+i) = i;
    }
 dst = mem;
  src = dst + offset;
  rv = my_memmove(src,dst,length);
  for(i=0;i<length;i++)</pre>
    {
      assert_int_equal(*(dst+i),(i+offset));
  /* test for dst in src overlap */
  for(i=0;i<array_len;i++)</pre>
      *(mem+i) = i;
    }
```

```
src = mem;
 dst = src + offset;
 rv = my_memmove(src,dst,length);
 for(i=0;i<length;i++)</pre>
      assert_int_equal(*(dst+i),i);
  free(mem);
static void test_my_memset(void **state) // my_memset unit test
  (void) state;
  uint8_t * rv;
  uint8_t * src = NULL;
  size_t length = 16;
 uint8_t value = 1;
 uint8_t * mem = (uint8_t *)malloc(length*sizeof(uint8_t*));
 uint8_t i = 0;
  /* create memory to test */
  for(i=0;i<length;i++)</pre>
      *(mem+i) = i;
  /* test for src = NULL */
 rv = my_memset(src,length,value);
 assert_null(rv);
  /* test for mem values */
 src = mem;
 rv = my_memset(src,length,value);
  for(i=0;i<length;i++)</pre>
      assert_int_equal(*(src+i), value);
  free(mem);
static void test_my_memzero(void **state) // my_memzero unit test
  (void) state;
  uint8_t * rv;
  uint8_t * src = NULL;
  size_t length = 16;
 uint8_t * mem = (uint8_t *)malloc(length*sizeof(uint8_t*));
 uint8_t i = 0;
  /* test for src = NULL */
 rv = my_memzero(src,length);
 assert_null(rv);
 /* test for zero mem values */
  src = mem;
  rv = my_memzero(src,length);
  for(i=0;i<length;i++)</pre>
    {
      assert_int_equal(*(src+i),0);
```

```
free(mem);
static void test_my_reverse(void **state) // my_reverse unit test
  (void) state;
 uint8_t * rv;
 uint8_t * src = NULL;
 size_t length_1 = 9;
  size_t length_2 = 16;
  size_t length_3 = 256;
 uint16_t i = 0;
 /* test for src = NULL */
 rv = my_reverse(src,length_1);
 assert_null(rv);
 /* test for odd length */
 uint8_t * mem = (uint8_t *)malloc(length_1*sizeof(uint8_t*));
 /* create memory to test */
 for(i=0;i<length_1;i++)
      *(mem+i) = i;
 src = mem;
  rv = my_reverse(src,length_1);
 for(i=0;i<length_1;i++)</pre>
      assert_int_equal(*(src+length_1-1-i),i);
 free(mem);
 /* test for even length */
 mem = (uint8_t *)malloc(length_2*sizeof(uint8_t*));
 /* create memory to test */
 for(i=0;i<length_2;i++)</pre>
      *(mem+i) = i;
 src = mem;
 rv = my_reverse(src,length_2);
 for(i=0;i<length_2;i++)</pre>
      assert_int_equal(*(src+length_2-1-i),i);
 free(mem);
 /* test for max length */
 mem = (uint8_t *)malloc(length_3*sizeof(uint8_t*));
  /* create memory to test */
 for(i=0;i<length_3;i++)</pre>
      *(mem+i) = i;
```

```
}
  src = mem;
  rv = my_reverse(src,length_3);
  for(i=0;i<length_3;i++)
      assert_int_equal(*(src+length_3-1-i),i);
  free(mem);
static void test_big_to_little32(void **state) // big_to_little32 unit test
  (void) state;
  int8_t rv;
  uint32_t length = 2;
  uint32_t data[length];
  uint32_t * src = NULL;
  uint8_t i;
 /* test for src = NULL */
  rv = big_to_little32(src,length);
 assert_int_equal(rv,-1);
 /* create memory to test */
 data[0] = 0x11223344;
  data[1] = 0x55667788;
  uint8_t seed = 0x11;
  uint8_t * ptr = (uint8_t *)data;
  rv = big_to_little32(data,length);
 for(i=0;i<length*sizeof(uint32_t)/sizeof(uint8_t);i++) // check order of bytes</pre>
according to seed multiples
  {
    assert_int_equal(*(ptr+i), seed*(i+1));
static void test_little_to_big32(void **state) // little_to_big32 unit test
  (void) state;
  int8_t rv;
  uint32_t length = 2;
  uint32_t data[length];
  uint32_t * src = NULL;
  uint8_t i;
 /* test for src = NULL */
 rv = little_to_big32(src,length);
  assert_int_equal(rv,-1);
  /* create memory to test */
  data[0] = 0x11223344;
  data[1] = 0x55667788;
  uint8_t seed = 0x11;
  uint8_t * ptr = (uint8_t *)data;
  rv = little_to_big32(data,length);
 for(i=0;i<length*sizeof(uint32_t)/sizeof(uint8_t);i++)</pre>
    assert_int_equal(*(ptr+i), seed*(i+1));
```

```
static void test_CB_init_destroy(void **state) // unit test for circular buffer
initialization
  (void) state;
 CB_t * circ_buff = NULL;
  uint16_t length = 8;
 int8_t rv;
 /* test for circ_buff = NULL */
 rv = CB_init(circ_buff,length);
 assert_int_equal(rv,3);
 /* check for initialization of circ_buff */
 circ_buff = malloc(sizeof(CB_t));
 rv = CB_init(circ_buff,length);
 assert_int_equal(rv,0);
 /* check for circ_buff destroy*/
 rv = CB_destroy(circ_buff);
 assert_int_equal(rv,0);
static void test_CB_add_remove(void **state) // unit test for circular buffer
add/remove
  (void) state;
 CB_t * circ_buff = NULL;
 uint16_t length = 8;
  int8_t rv;
 uint8_t data = 0x26;
 uint8_t temp;
 uint8_t * removed_data = &temp;
 /* Initialize and add data to circular buffer */
 circ_buff = malloc(sizeof(CB_t));
 rv = CB_init(circ_buff,length);
 rv = CB_buffer_add_item(circ_buff, data);
 assert_int_equal(rv,0);
  /* Remove added data and check if they match */
 rv = CB_buffer_remove_item(circ_buff, removed_data);
  assert_int_equal(data, *(removed_data));
}
static void test_CB_empty_full_wrap(void **state) // unit test for empty/full/wrap
around cases of circular buffer
  (void) state;
 CB_t * circ_buff = NULL;
 uint16_t length = 8;
  int8_t rv;
  uint8_t data;
  uint8_t temp;
  uint8_t * removed_data = &temp;
  uint8_t i;
```

```
/* Create the buffer */
 circ_buff = malloc(sizeof(CB_t));
  rv = CB_init(circ_buff,length);
  rv = CB_is_empty(circ_buff);
 assert_int_equal(rv,2);
  /* Check read from empty buffer */
 rv = CB_buffer_remove_item(circ_buff, removed_data);
  assert_int_equal(rv,2);
  /* Populate the buffer */
 for(i=0;i<length;i++)</pre>
  {
   rv = CB_buffer_add_item(circ_buff,i);
  /* Check for full buffer */
 rv = CB_is_full(circ_buff);
 assert_int_equal(rv,1);
 /* Add item to full buffer */
 rv = CB_buffer_add_item(circ_buff,i+1);
 assert_int_equal(rv,1);
  /* Remove 2 items to check for wrap add */
 rv = CB_buffer_remove_item(circ_buff, removed_data);
 rv = CB_buffer_remove_item(circ_buff, removed_data);
  /* Add 1 item back */
  rv = CB_buffer_add_item(circ_buff, 42);
 assert_int_equal(rv,0);
 assert_int_equal(*(circ_buff->head-1),42);
  /* Remove 3 items */
 for(i=0;i<length-1;i++)</pre>
  {
    rv = CB_buffer_remove_item(circ_buff,removed_data);
  assert_int_equal(*(removed_data), 42);
int main(void) // main function to call unit test functions and display test
  const struct CMUnitTest tests[] = { // struct for unit test function instances
    cmocka_unit_test(test_my_memmove),
    cmocka_unit_test(test_my_memset),
   cmocka_unit_test(test_my_memzero),
    cmocka_unit_test(test_my_reverse),
    cmocka_unit_test(test_big_to_little32),
    cmocka_unit_test(test_little_to_big32),
    cmocka_unit_test(test_CB_init_destroy),
    cmocka_unit_test(test_CB_add_remove),
   cmocka_unit_test(test_CB_empty_full_wrap)
 return cmocka_run_group_tests(tests, NULL, NULL); // group test the structure
containing unit tests
                 *****************
```

```
* Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
* permitted to modify this and use it to learn about the field of embedded
* software. Shiril Tichkule, Kyle Harlow, and the University of Colorado are
* not liable for any misuse of this material.
      ************************
* @file conversion.c
* @brief Conversion function definitions for project 1.
* These are functions that convert from an integer to ASCII, and ASCII to an
integer and switches from big-little and little-big endian.
 * @author Kyle Harlow
* @author Shiril Tichkule
* @date October 1, 2017
*/
#include <stdint.h>
#include <stdlib.h>
#include <math.h>
#include "conversion.h"
#include "memory.h"
uint8_t my_itoa(int32_t data, uint8_t * ptr, uint32_t base)
 if(ptr == NULL) return -1;
 uint8_t i = 0;
 uint8_t mod;
 uint8_t sign = 0;
 if(data==0)
  {
       *ptr = 48;
       return 1;
 }
 /* Check if data is less than 0 to set sign */
 if(data < 0)
   sign = 1;
   data *= -1;
 ^{\prime *} Fill pointer with remainder of division from LSB ^{*}/
 while(data > 0)
   mod = data % base;
   data = data/base;
   if(mod > 9)
      *(ptr+i)=65+mod-10;
   } else {
      *(ptr+i)=48+mod;
   }
     i++;
  /* add sign if value is negative */
```

```
if(sign)
    *(ptr+i)=45;
    i++;
 /* Reverse so LSB is at end of string instead of start */
 ptr = my_reverse(ptr,i*sizeof(uint8_t));
  *(ptr+i) = '\0';
 return i;
int32_t my_atoi(uint8_t * ptr, uint8_t digits, uint32_t base)
  if(ptr == NULL) return -1;
  int32_t sum = 0;
 uint8_t i;
  /* Sum values of digit * power(Base, i) */
 for(i = 0; i < digits; i++)</pre>
    if(*(ptr+digits-1-i)>=48 && *(ptr+digits-1-i)<=57)
      sum += (*(ptr+digits-1-i)-48) * pow(base,i);
    else if(*(ptr+digits-1-i)>=65 && *(ptr+digits-1-i)<=70)
      sum += (*(ptr+digits-1-i)-55) * pow(base,i);
    else if(*(ptr+digits-1-i)=='-')
    /* if value has a negative sign out front, make value negative */
      sum = -1*sum;
    }
  }
  return sum;
int8_t big_to_little32(uint32_t * data, uint32_t length)
  if(data == NULL) return -1;
 if(length <= 0) return -2;
 uint8_t temp;
  uint8_t i,k;
  uint8_t * temp_ptr;
  for(k = 0; k < length; k++)
    temp_ptr = (uint8_t *) data;
    if(temp_ptr == NULL) return -3;
    /* Swap bytes of 32 bit value 1 at a time */
    for(i = 0; i < 2; i++)
    {
      temp = *(temp_ptr+i);
      *(temp_ptr+i)=*(temp_ptr+3-i);
      *(temp_ptr+3-i)=temp;
    data += 1;
  return 0;
}
```

```
int8_t little_to_big32(uint32_t * data, uint32_t length)
 if(data == NULL) return -1;
 if(length <= 0) return -2;
 uint8 t temp;
 uint8_t i,k;
 uint8_t * temp_ptr;
 for(k = 0; k < length; k++)
   temp_ptr = (uint8_t *) data;
   if(temp_ptr == NULL) return -3;
   /* Swap bytes of 32 bit value 1 at a time */
   for(i = 0; i < 2; i++)
     temp = *(temp_ptr+i);
     *(temp_ptr+i)=*(temp_ptr+3-i);
     *(temp_ptr+3-i)=temp;
   data += 1;
 return 0;
 * led.c
   Created on: Dec 1, 2017
       Author: windo
#include "MKL25Z4.h"
void LED_configure(void){
   SIM->SCGC5 |= SIM_SCGC5_PORTB_MASK;//Enable Port B Clock
   PORTB_PCR18 |= PORT_PCR_MUX(1);//Configure Port B PIN 18 to GPIO
   PORTB_PCR19 |= PORT_PCR_MUX(1);//Configure Port B Pin 19 to GPIO
   GPIOB->PDDR |= (1<<18);//Set Pin 18 to Output
   GPIOB->PDDR |= (1<<19);//Set Pin 19 to Output
* Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
* Redistribution, modification or use of this software in source or binary
 * forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
 * software. Shiril Tichkule, Kyle Harlow, and the University of Colorado are
 * not liable for any misuse of this material.
 ************************************
* @file logger_queue.c
 * @brief Circular Buffer function definitions for project 2.
* This file contains definitions for circular buffer functions listed in
* the header file circular_buffer.h.
 * @author Kyle Harlow
 * @author Shiril Tichkule
 * @date October 24, 2017
 */
```

```
#include "MKL25Z4.h"
#include <stdint.h>
#include <stdlib.h>
#include "logger_queue.h"
#include "project3.h"
#include "core_cmOplus.h"
LQ_status LQ_init(log_q * log_queue, size_t length) // function to initialize
circular buffer
{
  if(log_queue == NULL) // null pointer check
   return LQ_NULL_PTR;
 if(length == 0) // no length check
   return LQ_NO_LENGTH;
  log_queue->buf = malloc(length*sizeof(log_t)); // allocate memory for circular
buffer
  if(log_queue->buf == NULL)
    return LQ_BUFFER_ALLOCATION_FAILURE;
 }
 else
  {
    log_queue->size = length;
    log_queue->count = 0;
    log_queue->head = log_queue->buf;
   log_queue->tail = log_queue->head;
    return LQ_NO_ERROR;
 }
}
LQ_status LQ_destroy(log_q* log_queue) // function to destroy circular buffer
  if(log_queue == NULL) // null pointer check
  {
   return LQ_NULL_PTR;
  free(log_queue->buf); // free memory
  free(log_queue);
  log_queue->buf = NULL;
  log_queue->head = log_queue->buf;
 log_queue->tail = log_queue->head;
 log_queue = NULL;
 return LQ_NO_ERROR;
}
LQ_status LQ_buffer_add_item(log_q * log_queue, log_t * log_struct) // function to
add item to circular buffer
  if(log_queue==NULL||log_queue->buf==NULL|| log_queue->head==NULL) // null pointer
check
```

```
return LQ_NULL_PTR;
  if(LQ_is_full(log_queue)==LQ_FULL) // check if buffer full
  {
   return LQ_FULL;
  *(log_queue->head) = *(log_struct); // else add data to buffer
  log_queue->count++;
  if(log_queue->head+1 == log_queue->buf+log_queue->size) // wrap around
   log_queue->head = log_queue->buf;
  }
 else
  {
   log_queue->head++;
  return LQ_NO_ERROR;
LQ_status LQ_buffer_remove_item(log_q * log_queue, log_t * log_struct) // function
to remove data from circular buffer
  if(log_queue==NULL||log_queue->buf==NULL|| log_queue->tail==NULL) // null pointer
check
  {
   return LQ_NULL_PTR;
 if(LQ_is_empty(log_queue)==LQ_EMPTY) // check if empty
   return LQ_EMPTY;
  *log_struct = *(log_queue->tail); // else remove data
  log_queue->count--;
  if(log_queue->tail+1 == log_queue->buf+log_queue->size) // wrap around
    log_queue->tail = log_queue->buf;
 }
 else
   log_queue->tail++;
  return LQ_NO_ERROR;
}
LQ_status LQ_peek(log_q * log_queue, int16_t location, log_t * log_struct)
 if(log_queue == NULL || log_struct == NULL || log_queue->buf == NULL)
  {
   return LQ_NULL_PTR;
  if(LQ_is_empty(log_queue)==LQ_EMPTY)
   return LQ_EMPTY;
  if(location > log_queue->count)
   return LQ_NO_LENGTH;
  }
```

```
else if(location >= 0 && log_queue->head > log_queue->tail)
   log_struct = (log_queue->head-1-location);
 else if(location >= 0 && log_queue->head < log_queue->tail)
   log_struct = (log_queue->head-1-location+log_queue->size);
 return LQ_NO_ERROR;
void LQ_flush (log_q * log_queue)
       _disable_irq();
     while(LQ_is_empty(log_queue) != LQ_EMPTY)
     {
           LQ_status rv_LQ = LQ_buffer_remove_item(log_queue,log_ptr_2);
           print_log_item(log_ptr_2);
      _enable_irq();
}
void log_item(log_t * log_ptr, log_q * log_queue)
{
     LQ_status rv = LQ_buffer_add_item(log_queue, log_ptr);
}
       * Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
* software. Shiril Tichkule, Kyle Harlow, and the University of Colorado are
* not liable for any misuse of this material.
 ******************************
* @file spi.c
* @brief SPI function definitions for project 3.
* This file implements functions to initialize the SPI module on the KL25Z.
* @author Kyle Harlow
* @author Shiril Tichkule
 * @date December 06, 2017
 * /
#include "MKL25Z4.h"
#include "spi.h"
#include "core_cmOplus.h"
#include "nrf24.h"
void SPI_init(void)
     SPI0_C1 = 0x50;
     //SPIO_C1 |= SPI_C1_MSTR_MASK;
     //SPI0_C1 |= SPI_C1_SPE_MASK;
     SPI0_C2 |= SPI_C2_MODFEN_MASK;
     // Clear CPOL and CPHA
```

```
//SPIO_C1 &= (SPI_C1_CPOL_MASK);
     //SPIO_C1 &= ~(SPI_C1_CPHA_MASK);
     // pre-scaler of 1, BR divisor of 2
     SPI_BR_REG(SPI0) = 0x00;
}
uint8_t SPI_read_byte(void)
     uint8_t byte;
     while(!(SPIO_S & SPI_S_SPRF_MASK)); // Wait until data received in SPI RX
buffer
     //SPIO_D = NOP;
     //SPI_flush();
     byte = SPI0_D;
     return byte;
}
uint8_t SPI_write_byte(uint8_t byte)
{
     while(!(SPIO_S & SPI_S_SPTEF_MASK));
     SPI0_D = byte;
     uint8_t rv = SPI0_D;
     return rv;
     //SPI_flush();
}
void SPI_send_packet(uint8_t * p, size_t length)
     //SPI_flush();
     while(length>0)
     {
           SPI_flush();
           SPIO_D = *(p);
           p++;
           length--;
     }
}
void SPI_flush(void)
{
     while(WAIT_SPRF){}; // Block until SPI TX buffer completes transmitting
       ******************
* Copyright (C) 2017 by Alex Fosdick - University of Colorado
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
 * software. Alex Fosdick and the University of Colorado are not liable for any
 * misuse of this material.
      *************************
 * @file project1.c
 * @brief This file is to be used with project 1.
 * @author Alex Fosdick
* @date April 2, 2017
```

```
*/
#include <stdio.h>
#include <stdint.h>
#include "platform.h"
#include "project1.h"
#include "memory.h"
#include "conversion.h"
#include "debug.h"
int8_t test_data1() {
 uint8_t * ptr;
  int32_t num = -4096;
 uint32_t digits;
 int32_t value;
  printf("\ntest_data1();\n");
 ptr = (uint8_t*) reserve_words( DATA_SET_SIZE_W );
 if (! ptr )
    return TEST_ERROR;
 digits = my_itoa( num, ptr, 16);
 value = my_atoi( ptr, digits, 16);
 #ifdef VERBOSE
  printf("
            Initial number: %d\n", num);
  printf("
           Final Decimal number: %d\n", value);
 #endif
 free_words( (uint32_t*)ptr );
 if ( value != num )
    return TEST_ERROR;
 return TEST_NO_ERROR;
int8_t test_data2() {
 uint8_t * ptr;
  int32_t num = 123456;
  uint32_t digits;
 int32_t value;
  printf("test_data2();\n");
 ptr = (uint8_t*) reserve_words( DATA_SET_SIZE_W );
  if (! ptr )
  {
   return TEST_ERROR;
 digits = my_itoa( num, ptr, 10);
 value = my_atoi( ptr, digits, 10);
 #ifdef VERBOSE
  printf(" Initial Decimal number: %d\n", num);
  printf(" Final Decimal number: %d\n", value);
  #endif
```

```
free_words( (uint32_t*)ptr );
 if ( value != num )
  {
    return TEST_ERROR;
  }
 return TEST_NO_ERROR;
int8_t test_memmove1() {
 uint8_t i;
 int8_t ret = TEST_NO_ERROR;
 uint8_t * set;
 uint8_t * ptra;
 uint8_t * ptrb;
  printf("test_memmove1() - NO OVERLAP\n");
 set = (uint8_t*) reserve_words( MEM_SET_SIZE_W );
 if (! set )
    return TEST_ERROR;
 ptra = &set[0];
 ptrb = &set[16];
 /* Initialize the set to test values */
 for( i = 0; i < MEM_SET_SIZE_B; i++)
    set[i] = i;
  }
 print_memory(set, MEM_SET_SIZE_B);
 my_memmove(ptra, ptrb, TEST_MEMMOVE_LENGTH);
 print_memory(set, MEM_SET_SIZE_B);
  for (i = 0; i < TEST_MEMMOVE_LENGTH; i++)</pre>
  {
    if (set[i + 16] != i)
      ret = TEST_ERROR;
  }
 free_words( (uint32_t*)set );
  return ret;
}
int8_t test_memmove2() {
 uint8_t i;
  int8_t ret = TEST_NO_ERROR;
 uint8_t * set;
 uint8_t * ptra;
 uint8_t * ptrb;
 printf("test_memmove2() -0VERLAP END OF SRC BEGINNING OF DST\n");
  set = (uint8_t*) reserve_words(MEM_SET_SIZE_W);
```

```
if (! set )
  {
   return TEST_ERROR;
 ptra = &set[0];
 ptrb = &set[8];
 /* Initialize the set to test values */
 for( i = 0; i < MEM_SET_SIZE_B; i++) {
    set[i] = i;
 print_memory(set, MEM_SET_SIZE_B);
 my_memmove(ptra, ptrb, TEST_MEMMOVE_LENGTH);
 print_memory(set, MEM_SET_SIZE_B);
 for (i = 0; i < TEST_MEMMOVE_LENGTH; i++)</pre>
    if (set[i + 8] != i)
      ret = TEST_ERROR;
 free_words( (uint32_t*)set );
 return ret;
}
int8_t test_memmove3() {
 uint8_t i;
 int8_t ret = TEST_NO_ERROR;
 uint8_t * set;
 uint8_t * ptra;
 uint8_t * ptrb;
  printf("test_memove3() - OVERLAP END OF DEST BEGINNING OF SRC\n");
 set = (uint8_t*)reserve_words( MEM_SET_SIZE_W);
 if (! set )
   return TEST_ERROR;
  ptra = \&set[8];
 ptrb = &set[0];
 /* Initialize the set to test values */
 for( i = 0; i < MEM_SET_SIZE_B; i++)
  {
    set[i] = i;
 print_memory(set, MEM_SET_SIZE_B);
 my_memmove(ptra, ptrb, TEST_MEMMOVE_LENGTH);
 print_memory(set, MEM_SET_SIZE_B);
 for (i = 0; i < TEST_MEMMOVE_LENGTH; i++)</pre>
    if (set[i] != (i + 8))
    {
```

```
ret = TEST_ERROR;
 }
 free_words( (uint32_t*)set );
 return ret;
}
int8_t test_memcpy() {
 uint8_t i;
 int8_t ret = TEST_NO_ERROR;
 uint8_t * set;
 uint8_t * ptra;
 uint8_t * ptrb;
 printf("test_memcpy()\n");
 set = (uint8_t*) reserve_words(MEM_SET_SIZE_W);
 if (! set )
  {
    return TEST_ERROR;
 ptra = &set[0];
 ptrb = &set[16];
 /* Initialize the set to test values */
 for( i = 0; i < MEM_SET_SIZE_B; i++) {</pre>
    set[i] = i;
 }
 print_memory(set, MEM_SET_SIZE_B);
 my_memcpy(ptra, ptrb, TEST_MEMMOVE_LENGTH);
 print_memory(set, MEM_SET_SIZE_B);
 for (i = 0; i < TEST_MEMMOVE_LENGTH; i++)</pre>
    if (set[i+16] != i)
      ret = TEST_ERROR;
  free_words( (uint32_t*)set );
  return ret;
int8_t test_memset()
 uint8_t i;
 uint8_t ret = TEST_NO_ERROR;
 uint8_t * set;
 uint8_t * ptra;
 uint8_t * ptrb;
 printf("test_memset()\n");
  set = (uint8_t*)reserve_words(MEM_SET_SIZE_W);
 if (! set )
```

```
return TEST_ERROR;
     ptra = &set[0];
     ptrb = &set[16];
     /* Initialize the set to test values */
     for(i = 0; i < MEM_SET_SIZE_B; i++)
      {
           set[i] = i;
     print_memory(set, MEM_SET_SIZE_B);
     my_memset(ptra, MEM_SET_SIZE_B, 0xFF);
     print_memory(set, MEM_SET_SIZE_B);
     my_memzero(ptrb, MEM_ZERO_LENGTH);
     print_memory(set, MEM_SET_SIZE_B);
      /* Validate Set & Zero Functionality */
     for (i = 0; i < MEM_ZERO_LENGTH; i++)
           if (set[i] != 0xFF)
                 ret = TEST_ERROR;
           if (set[16 + i] != 0)
                 ret = TEST_ERROR;
     free_words( (uint32_t*)set );
     return ret;
int8_t test_reverse()
     uint8_t i;
     int8_t ret = TEST_NO_ERROR;
     uint8_t * copy;
     uint8_t set[MEM_SET_SIZE_B] = \{0x3F, 0x73, 0x72, 0x33, 0x54, 0x43, 0x72, 0x26, 0x43, 0x72, 0x84, 0x8
                                                                                                0x48, 0x63, 0x20, 0x66, 0x6F, 0x00, 0x20, 0x33,
                                                                                                0x72, 0x75, 0x74, 0x78, 0x21, 0x4D, 0x20, 0x40,
                                                                                                0x20, 0x24, 0x7C, 0x20, 0x24, 0x69, 0x68, 0x54
                                                                                          };
     printf("test_reverse()\n");
     copy = (uint8_t*)reserve_words(MEM_SET_SIZE_W);
     if (! copy )
      {
           return TEST_ERROR;
      }
     my_memcpy(set, copy, MEM_SET_SIZE_B);
     print_memory(set, MEM_SET_SIZE_B);
     my_reverse(set, MEM_SET_SIZE_B);
     print_memory(set, MEM_SET_SIZE_B);
```

```
for (i = 0; i < MEM\_SET\_SIZE\_B; i++)
   if (set[i] != copy[MEM_SET_SIZE_B - i - 1])
     ret = TEST_ERROR;
   }
  free_words( (uint32_t*)copy );
  return ret;
}
void project1(void)
  uint8_t i;
  int8_t failed = 0;
 int8_t results[TESTCOUNT];
  results[0] = test_data1();
  results[1] = test_data2();
  results[2] = test_memmove1();
  results[3] = test_memmove2();
  results[4] = test_memmove3();
  results[5] = test_memcpy();
  results[6] = test_memset();
  results[7] = test_reverse();
 for ( i = 0; i < TESTCOUNT; i++)
   failed += results[i];
  }
  printf("-----\n");
  printf("Test Results:\n");
 printf(" PASSED: %d / %d\n", (TESTCOUNT - failed), TESTCOUNT);
printf(" FAILED: %d / %d\n", failed, TESTCOUNT);
 printf("-----\n");
#include <stdint.h>
#include <stdlib.h>
#include <string.h>
#include "system_MKL25Z4.h"
#include "MKL25Z4.h"
#include "core_cmOplus.h"
#include "core_cmInstr.h"
#include "core_cmFunc.h"
#include "dma.h"
#include "memory.h"
#include "uart.h"
#include "logger.h"
#include "led.h"
#include "nrf24.h"
#include "spi.h"
#include "nordic.h"
#include "gpio.h"
#include "project2.h"
#include "project3.h"
#include "logger_queue.h"
#include "circular_buffer.h"
```

```
// Define Global Variables
CB_t * rx_buffer = NULL;
CB_t * tx_buffer = NULL;
uint8_t temp_rx = 0;
uint8_t * temp_rx_ptr = &temp_rx;
uint8_t temp_tx = 0;
uint8_t * temp_tx_ptr = &temp_tx;
uint8_t rx_rv_IRQ = 0;
uint8_t tx_rv_IRQ = 0;
log_q * logger_queue = NULL;
log_t * log_ptr_1 = NULL;
log_t * log_ptr_2 = NULL;
prof_t * prof_ptr = NULL;
uint32_t start_count = 0;
uint32_t end_count = 0;
uint32_t count_diff = 0;
#define getcount() (SysTick->VAL) // get current value of systick counter
#define systick_overflow (SysTick->CTRL&SysTick_CTRL_COUNTFLAG_Msk) // check
counter overflow
#define systickzero() (SysTick->VAL= OUL) // reset counter
void SysTick_Init(uint32_t ticks)
{
    SysTick->LOAD = (uint32_t)(ticks - 1UL); // counter reload value
    SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk; //
enable counter
   SysTick->VAL
                   = 0UL;
}
void DMA0_IRQHandler(void)
      end_count=getcount(); // get count at ISR entry
    // interrupt generated upon DMA transfer completion.
      // disable interrupts
      __disable_irq();
      // set return value of DMA IRQ to indicate memory transfer/set is complete
      DMA_DSR_BCR0 |= DMA_DSR_BCR_DONE_MASK;
      uint8_t rv_DMA_IRQ = 1;
      // enable interrupts again
      __enable_irq();
}
int main(void)
  port_configure();
 UART_configure();
 DMA status rv DMA;
  size_t transfer_length = 5000;
  uint8_t transfer_size = 1; // (0,1,2):(4 bytes, 1 byte, 2 byte)
  uint16_t data_length = 5000;
  uint8_t * src = malloc(data_length*sizeof(uint8_t));
  uint8_t * dst = malloc(transfer_length*sizeof(uint8_t));
  uint8_t * src_zero = malloc(1*sizeof(uint8_t));
  *(src\_zero) = 0x00;
```

```
uint8_t systick_overflow_count = 0; // count no. of times timer overflowed
uint16 t i;
for(i=0;i<data_length;i++)</pre>
      *(src+i) = (uint8_t)i;
}
for(i=0;i<data_length;i++)</pre>
      *(dst+i) = 0xAA;
  }
// Enable DMA0 interrupt
NVIC->ISER[0]=0x00000001;
//NVIC_EnableIRQ(DMA0_IRQn);
//NVIC_SetPriority(DMA0_IRQn, DMA_PRIORITY);
// Enable interrupts at GLOBAL
__enable_irg();
SysTick_Init(0xFFFFFF); // Load maximum count in systick counter
start_count=getcount(); // count value before DMA transfer initiated
dst = my_memmove_dma(src, dst, transfer_length, transfer_size);
if(systick_overflow)
{
      systick_overflow_count++;
}
count_diff = start_count - end_count;
LOG_RAW_STRING("Clock cycles for memmove -- DMA -- 10 byte -- 1 byte blocks");
LOG_RAW_INT(count_diff);
systickzero(); // reset counter for next timing operation
SysTick_Init(0xFFFFFF); // Load maximum count in systick counter
start_count=getcount(); // count value before DMA transfer initiated
dst = my_memzero_dma(src_zero, dst, transfer_length, transfer_size);
if(systick_overflow)
{
      systick_overflow_count++;
}
count_diff = start_count - end_count;
LOG_RAW_STRING("Clock cycles for memzero -- DMA -- 10 byte -- 1 byte blocks");
LOG_RAW_INT(count_diff);
systickzero(); // reset counter for next timing operation
SysTick_Init(0xFFFFFF); // Load maximum count in systick counter
  start_count=getcount(); // count value before DMA transfer initiated
  dst = my_memmove(src, dst, transfer_length);
  end_count = getcount();
  if(systick_overflow)
```

```
{
        systick_overflow_count++;
   }
   count_diff = start_count - end_count;
   LOG RAW STRING("Clock cycles for memmove -- MY -- 10 byte -- 1 byte blocks");
   LOG_RAW_INT(count_diff);
   systickzero(); // reset counter for next timing operation
   SysTick_Init(0xFFFFFF); // Load maximum count in systick counter
   start_count=getcount(); // count value before DMA transfer initiated
   dst = my_memzero(dst, transfer_length);
   end_count = getcount();
   if(systick_overflow)
   {
        systick_overflow_count++;
   }
   count_diff = start_count - end_count;
   LOG_RAW_STRING("Clock cycles for memzero -- MY -- 10 byte -- 1 byte blocks");
    LOG_RAW_INT(count_diff);
//LOGGER stuff
     // Enable interrupts and set priority at NVIC
     NVIC_EnableIRQ(UARTO_IRQn);
     // Enable DMA0 interrupt
   NVIC->ISER[0]=0x00000001;
     CB_status rv;
     uint16_t buffer_length = 32;
     // Initialize TX, RX Circular buffers
     rx_buffer = malloc(sizeof(CB_t));
     rv = CB_init(rx_buffer, buffer_length);
     if(rv)
     {
            rv = CB_destroy(rx_buffer);
     tx_buffer = malloc(sizeof(CB_t));
     rv = CB_init(tx_buffer, buffer_length);
     if(rv)
     {
           rv = CB_destroy(tx_buffer);
     }
     logger_queue = malloc(sizeof(log_q));
     LQ_status rv_LQ = LQ_init(logger_queue, 2);
     // Run hardware configurations
     LED_configure();
     uint32_t current_epoch = 1512626382;
     rtc_configure();
     rtc_init(current_epoch);
```

```
log_ptr_1 = malloc(sizeof(log_t));
 log_ptr_1->log_id = 0;
 log_ptr_1->timestamp = 0;
 log_ptr_1->log_length = 0;
 log_ptr_1->payload = NULL;
 log ptr 1->checksum = 0;
 log_ptr_2 = malloc(sizeof(log_t));
 log_ptr_2->log_id = 0;
 log_ptr_2->timestamp = 0;
 log_ptr_2->log_length = 0;
 log_ptr_2->payload = NULL;
 log_ptr_2->checksum = 0;
 prof_ptr = malloc(sizeof(prof_t));
 prof_ptr->profile_time = 0;
 prof_ptr->profiler_id = 0;
 //LOGGER_INITIALIZED
 populate_log_item(log_ptr_1, LOGGER_INITIALIZED, 0, NULL, 0);
 //log_item(log_ptr_1, logger_queue);
 print_log_item(log_ptr_1);
 //SYSTEM_INITIALIZED
 populate_log_item(log_ptr_1, SYSTEM_INITIALIZED, 0, NULL, 0);
 //log_item(log_ptr_1, logger_queue);
 print_log_item(log_ptr_1);
 //INFO
 uint8_t info_string[13] = "Entered Main";
 populate_log_item(log_ptr_1, INFO, 0, info_string, 13);
 //log_item(log_ptr_1, logger_queue);
 print_log_item(log_ptr_1);
 //DMA
 size_t transfer_length[4] = \{10, 100, 1000, 5000\};
 uint8_t transfer_size = 0; // (0,1,2):(4 bytes, 1 byte, 2 byte)
uint16_t data_length[4] = \{10, 100, 1000, 5000\};
//PROFILING STARTED
uint8_t analysis_string[27] = "Profiling Analysis Started";
populate_log_item(log_ptr_1, PROFILING_STARTED, 0, analysis_string, 27);
//log_item(log_ptr_1, logger_queue);
print_log_item(log_ptr_1);
for(uint8_t j=0;j<4;j++)
 uint16_t i=0;
 uint8_t * src = malloc(data_length[j]*sizeof(uint8_t));
    uint8_t * dst = malloc(transfer_length[j]*sizeof(uint8_t));
    uint8_t * src_zero = malloc(1*sizeof(uint8_t));
    *(src\_zero) = 0x00;
    for(i=0;i<data\_length[j];i++){*(src+i)} = (uint8_t)i;}
    for(i=0;i<data_length[j];i++){*(dst+i)} = 0xAA;}
    SysTick_Init(0xFFFFFF); // Load maximum count in systick counter
        start_count=getcount(); // count value before DMA transfer initiated
        dst = my_memmove_dma(src, dst, transfer_length[j], transfer_size);
```

```
count_diff = start_count - end_count;
           systickzero(); // reset counter for next timing operation
           // PROFILING RESULT
           populate_log_item(log_ptr_1, PROFILING_RESULT, (uint8_t)
(DMA_MOVE_10+j), prof_ptr, 0);
            //log_item(log_ptr_1, logger_queue);
           print_log_item(log_ptr_1);
           for(i=0;i<data_length[j];i++){*(src+i)} = (uint8_t)i;}
            for(i=0;i<data_length[j];i++){*(dst+i) = 0xAA;}
            SysTick_Init(0xFFFFFF); // Load maximum count in systick counter
        start_count=getcount(); // count value before DMA transfer initiated
          dst = my_memmove(src, dst, transfer_length[j]);
            end_count = getcount();
           count_diff = start_count - end_count;
           systickzero(); // reset counter for next timing operation
           // PROFILING RESULT
           populate_log_item(log_ptr_1, PROFILING_RESULT, (MY_MOVE_10+j),
prof_ptr, 0);
            //log_item(log_ptr_1, logger_queue);
           print_log_item(log_ptr_1);
           for(i=0;i<data_length[j];i++){*(src+i)} = (uint8_t)i;}
           for(i=0;i<data_length[j];i++){*(dst+i)} = 0xAA;}
           SysTick_Init(0xFFFFFF); // Load maximum count in systick counter
            start_count=getcount(); // count value before DMA transfer initiated
        memmove(src, dst, transfer_length[j]);
           end_count = getcount();
            count_diff = start_count - end_count;
           systickzero(); // reset counter for next timing operation
           // PROFILING RESULT
           populate_log_item(log_ptr_1, PROFILING_RESULT, (STD_MOVE_10+j),
prof_ptr, 0);
        //log_item(log_ptr_1, logger_queue);
           print_log_item(log_ptr_1);
           for(i=0;i<data_length[j];i++){*(dst+i) = 0xAA;}
           SysTick_Init(0xFFFFFF); // Load maximum count in systick counter
           start_count=getcount(); // count value before DMA transfer initiated
            dst = my_memzero_dma(src_zero, dst, transfer_length[j], transfer_size);
           count_diff = start_count - end_count;
           systickzero(); // reset counter for next timing operation
           // PROFILING RESULT
           populate_log_item(log_ptr_1, PROFILING_RESULT, (DMA_ZERO_10+j),
prof_ptr, 0);
            //log_item(log_ptr_1, logger_queue);
           print_log_item(log_ptr_1);
           for(i=0;i<data\_length[j];i++){*(dst+i) = 0xAA;}
           SysTick_Init(0xFFFFFF); // Load maximum count in systick counter
            start_count=getcount(); // count value before DMA transfer initiated
```

```
dst = my_memzero(dst, transfer_length[j]);
            end_count = getcount();
            count_diff = start_count - end_count;
            systickzero(); // reset counter for next timing operation
            // PROFILING RESULT
            populate_log_item(log_ptr_1, PROFILING_RESULT, (MY_ZERO_10+j),
prof_ptr, 0);
            //log_item(log_ptr_1, logger_queue);
            print_log_item(log_ptr_1);
            for(i=0;i<data_length[j];i++){*(dst+i) = 0xAA;}
            SysTick_Init(0xFFFFFF); // Load maximum count in systick counter
            start_count=getcount(); // count value before DMA transfer initiated
            memset(dst, 0, transfer_length[j]);
            end_count = getcount();
            count_diff = start_count - end_count;
            systickzero(); // reset counter for next timing operation
            // PROFILING RESULT
            populate_log_item(log_ptr_1, PROFILING_RESULT, (STD_ZERO_10+j),
prof_ptr, 0);
            //log_item(log_ptr_1, logger_queue);
            print_log_item(log_ptr_1);
            free(src);
            free(dst);
            free(src_zero);
    }
      for (;;)
            if(LQ_is_full(logger_queue) == LQ_FULL)
            {
                  LQ_flush(logger_queue);
            if(rx_rv_IRQ==CB_FULL)
                  rx_rv_IRQ = 0;
                  dump_statistics();
                  // Re-enable RX interrupts
                  //UARTO_C2 |= UART_C2_RIE_MASK;
           }
      }
    return 0;
}
// SPI stuff
#include "MKL25Z4.h"
#include "nrf24.h"
#include "spi.h"
#include "nordic.h"
#include "gpio.h"
#include <stdint.h>
#include "uart.h"
#include "project2.h"
```

```
#include "project3.h"
#include "logger.h"
#include "logger_queue.h"
#include "circular_buffer.h"
// Define Global Variables
CB_t * rx_buffer = NULL;
CB_t * tx_buffer = NULL;
uint8_t temp_rx = 0;
uint8_t * temp_rx_ptr = &temp_rx;
uint8_t temp_tx = 0;
uint8_t * temp_tx_ptr = &temp_tx;
uint8_t rx_rv_IRQ = 0;
uint8_t tx_rv_IRQ = 0;
log_q * logger_queue = NULL;
log_t * log_ptr_1 = NULL;
log_t * log_ptr_2 = NULL;
prof_t * prof_ptr = NULL;
uint32_t start_count = 0;
uint32_t end_count = 0;
uint32_t count_diff = 0;
int main(void)
{
     uint8_t
rv_status,rv_config,rv_tx_addr[5],rv_rf_setup,rv_rf_ch,rv_fifo_status,send_tx_addr[
5];
     GPIO_nrf_init();
     // Write registers and read values from NRF module
     nrf_write_register(CONFIG, 0x02); // Power up and configure NRF module
     rv_config = nrf_read_register(CONFIG);
     rv_status = nrf_read_status();
     for(uint8_t i=0;i<4;i++)
                 *(send_tx_addr+i) = 0xB3+i;
      *(send_tx_addr+4) = 0x0F;
     nrf_write_tx_addr(send_tx_addr);
     nrf_read_tx_addr(rv_tx_addr);
     nrf_write_rf_setup(0x00);
     rv_rf_setup = nrf_read_rf_setup();
     nrf_write_rf_ch(0x04);
     rv_rf_ch = nrf_read_rf_ch();
     rv_fifo_status = nrf_read_fifo_status();
     return 0;
}*/
                        Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
 * Redistribution, modification or use of this software in source or binary
```

```
* forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
 * software. Shiril Tichkule, Kyle Harlow, and the University of Colorado are
 * not liable for any misuse of this material.
*************************************
* @file circular_buffer.c
 * @brief Circular Buffer function definitions for project 2.
* This file contains definitions for circular buffer functions listed in
* the header file circular_buffer.h.
 * @author Kyle Harlow
 * @author Shiril Tichkule
 * @date October 24, 2017
*/
#include <stdint.h>
#include <stdlib.h>
#include "circular buffer.h"
#include "project3.h"
#include "core_cmOplus.h"
CB_status CB_init(CB_t * circ_buff, int16_t length) // function to initialize
circular buffer
{
 if(circ_buff == NULL) // null pointer check
   return CB_NULL_PTR;
 if(length == 0) // no length check
  {
   return CB_NO_LENGTH;
 circ_buff->buf = malloc(length*sizeof(circ_buff->buf)); // allocate memory for
circular buffer
 if(circ_buff->buf == NULL)
   return CB_BUFFER_ALLOCATION_FAILURE;
 }
 else
   circ_buff->size = length;
   circ_buff->count = 0;
   circ_buff->head = circ_buff->buf;
   circ_buff->tail = circ_buff->head;
   return CB_NO_ERROR;
}
CB_status CB_destroy(CB_t* circ_buff) // function to destroy circular buffer
 if(circ_buff == NULL) // null pointer check
   return CB_NULL_PTR;
 free(circ_buff->buf); // free memory
  free(circ_buff);
 circ_buff->buf = NULL;
```

```
circ_buff->head = circ_buff->buf;
  circ_buff->tail = circ_buff->head;
  circ_buff = NULL;
  return CB_NO_ERROR;
}
CB_status CB_buffer_add_item(CB_t * circ_buff, uint8_t data) // function to add
item to circular buffer
  if(circ_buff==NULL||circ_buff->buf==NULL|| circ_buff->head==NULL) // null pointer
check
  {
    return CB_NULL_PTR;
  if(CB_is_full(circ_buff)==CB_FULL) // check if buffer full
  {
    return CB_FULL;
  *(circ_buff->head) = data; // else add data to buffer
  circ_buff->count++;
  if(circ_buff->head+1 == circ_buff->buf+circ_buff->size) // wrap around
    circ_buff->head = circ_buff->buf;
  else
  {
    circ_buff->head++;
  return CB_NO_ERROR;
CB_status CB_buffer_remove_item(CB_t * circ_buff, uint8_t* data_ptr) // function to
remove data from circular buffer
  if(circ_buff==NULL||circ_buff->buf==NULL|| circ_buff->tail==NULL) // null pointer
check
  {
    return CB_NULL_PTR;
  if(CB_is_empty(circ_buff)==CB_EMPTY) // check if empty
    return CB_EMPTY;
  *(data_ptr) = *(circ_buff->tail); // else remove data
  circ_buff->count--;
  if(circ_buff->tail+1 == circ_buff->buf+circ_buff->size) // wrap around
    circ_buff->tail = circ_buff->buf;
  else
    circ_buff->tail++;
  }
  return CB_NO_ERROR;
CB_status CB_peek(CB_t * circ_buff, int16_t location, uint8_t * data_ptr)
  if(circ_buff == NULL || data_ptr == NULL || circ_buff->buf == NULL)
```

```
return CB_NULL_PTR;
 if(CB_is_empty(circ_buff)==CB_EMPTY)
  {
   return CB EMPTY;
 if(location > circ_buff->count)
  {
   return CB_NO_LENGTH;
 else if(location >= 0 && circ_buff->head > circ_buff->tail)
    *(data_ptr) = *(circ_buff->head-1-location);
 else if(location >= 0 && circ_buff->head < circ_buff->tail)
    *(data_ptr) = *(circ_buff->head-1-location+circ_buff->size);
 return CB_NO_ERROR;
 * Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
* permitted to modify this and use it to learn about the field of embedded
 * software. Shiril Tichkule, Kyle Harlow, and the University of Colorado are
 * not liable for any misuse of this material.
     *************************
 * @file logger.c
 * @brief Logger function definitions for project 3.
* This file implements functions for logging data, strings, integers, and
timestamps.
* @author Kyle Harlow
* @author Shiril Tichkule
* @date December 05, 2017
*/
#include "MKL25Z4.h"
#include <stdio.h>
#include <stdint.h>
#include <stdlib.h>
#include "conversion.h"
#include "logger.h"
#include "project3.h"
#include "string.h"
#include "uart.h"
#include "project2.h"
void log_data (uint8_t * ptr, size_t length)
     if(ptr == NULL) return;
     for(size_t i=0;i<length;i++)</pre>
     {
           printf("%x\n",*(ptr+i));
     }
```

```
}
void log_string (uint8_t * str)
{
      if(str == NULL) return;
      size_t length = strlen(str);
      UART_send_n(str,(uint16_t)length);
}
void log_integer (uint32_t integer)
{
      uint8_t holder[32];
      uint8_t * ptr = holder;
      uint8_t size = my_itoa(integer,ptr,10);
      for(uint8_t i=0;i<size;i++)</pre>
            UART_send(ptr+i);
      }
}
void log_flush (void);
void log_init(log_t * log_ptr)
{
      log_ptr = malloc(sizeof(log_t));
      log_ptr->log_id = 0;
      log_ptr->timestamp = 0;
      log_ptr->log_length = 0;
      log_ptr->payload = NULL;
      log_ptr->checksum = 0;
}
void log_destroy(log_t * log_ptr)
{
      free(log_ptr);
}
void populate_log_item(log_t * log_ptr, uint8_t log_id, uint8_t profile_id, void *
payload_info, size_t length){
  switch(log_id){
    case INFO:
      log_ptr->log_id = log_id;
      log_ptr->timestamp = RTC_TSR;
      log_ptr->log_length = length;
      log_ptr->payload = (uint8_t *) payload_info;
      log_ptr->checksum = (uint32_t)log_id+(uint32_t)log_ptr->timestamp+
(uint32_t)log_ptr->log_length+(uint32_t)log_ptr->payload;
      break;
    case WARNING:
      log_ptr->log_id = log_id;
      log_ptr->timestamp = RTC_TSR;
      log_ptr->log_length = length;
      log_ptr->payload = (uint8_t *) payload_info;
      log_ptr->checksum = (uint32_t)log_id+(uint32_t)log_ptr->timestamp+
(uint32_t)log_ptr->log_length+(uint32_t)log_ptr->payload;
      break;
    case ERROR:
      log_ptr->log_id = log_id;
```

```
log_ptr->timestamp = RTC_TSR;
     log_ptr->log_length = length;
log_ptr->payload = (uint8_t *) payload_info;
      log_ptr->checksum = (uint32_t)log_id+(uint32_t)log_ptr->timestamp+
(uint32_t)log_ptr->log_length+(uint32_t)log_ptr->payload;
    case PROFILING_STARTED :
      log_ptr->log_id = log_id;
      log_ptr->timestamp = RTC_TSR;
      log_ptr->log_length = length;
      log_ptr->payload = (uint8_t *) payload_info;
      log_ptr->checksum = (uint32_t)log_id+(uint32_t)log_ptr->timestamp+
(uint32_t)log_ptr->log_length+(uint32_t)log_ptr->payload;
      break;
    case PROFILING_RESULT :
      log_ptr->log_id = log_id;
      log_ptr->timestamp = RTC_TSR;
      prof_t temp;
      prof_t * temp_ptr = &temp;
      log_ptr->log_length = sizeof(temp);
      temp_ptr->profiler_id = profile_id;
      temp_ptr->profile_time = count_diff;
      log_ptr->payload = (prof_t *) temp_ptr;
      log_ptr->checksum = (uint32_t)log_id+(uint32_t)log_ptr->timestamp+
(uint32_t)log_ptr->log_length+(uint32_t)log_ptr->payload;
      break;
    case PROFILING_COMPLETED :
      log_ptr->log_id = log_id;
      log_ptr->timestamp = RTC_TSR;
      log_ptr->log_length = length;
      log_ptr->payload = (uint8_t *) payload_info;
      log_ptr->checksum = (uint32_t)log_id+(uint32_t)log_ptr->timestamp+
(uint32_t)log_ptr->log_length+(uint32_t)log_ptr->payload;
      break:
    case DATA_RECEIVED :
      log_ptr->log_id = log_id;
      log_ptr->timestamp = RTC_TSR;
      log_ptr->log_length = length;
      CB_status cb;
      cb = CB_peek(rx_buffer,0,temp_tx_ptr);
      log_ptr->payload = (uint8_t *) temp_tx_ptr;
      log_ptr->checksum = (uint32_t)log_id+(uint32_t)log_ptr->timestamp+
(uint32_t)log_ptr->log_length+(uint32_t)log_ptr->payload;
      break;
    case DATA_ALPHA_COUNT :
      log_ptr->log_id = log_id;
      log_ptr->timestamp = RTC_TSR;
      log_ptr->log_length = length;
      log_ptr->payload = (uint8_t *) payload_info;
      log_ptr->checksum = (uint32_t)log_id+(uint32_t)log_ptr->timestamp+
(uint32_t)log_ptr->log_length+(uint32_t)log_ptr->payload;
      break;
    case DATA_NUMERIC_COUNT :
      log_ptr->log_id = log_id;
      log_ptr->timestamp = RTC_TSR;
      log_ptr->log_length = length;
      log_ptr->payload = (uint8_t *) payload_info;
      log_ptr->checksum = (uint32_t)log_id+(uint32_t)log_ptr->timestamp+
(uint32_t)log_ptr->log_length+(uint32_t)log_ptr->payload;
```

```
break;
    case DATA_PUNCTUATION_COUNT :
      log_ptr->log_id = log_id;
      log_ptr->timestamp = RTC_TSR;
      log_ptr->log_length = length;
      log_ptr->payload = (uint8_t *) payload_info;
      log_ptr->checksum = (uint32_t)log_id+(uint32_t)log_ptr->timestamp+
(uint32_t)log_ptr->log_length+(uint32_t)log_ptr->payload;
         break;
    case DATA_MISC_COUNT :
      log_ptr->log_id = log_id;
      log_ptr->timestamp = RTC_TSR;
      log_ptr->log_length = length;
      log_ptr->payload = (uint8_t *) payload_info;
      log_ptr->checksum = (uint32_t)log_id+(uint32_t)log_ptr->timestamp+
(uint32_t)log_ptr->log_length+(uint32_t)log_ptr->payload;
         break;
    default:
      log_ptr->log_id = log_id;
      log_ptr->timestamp = RTC_TSR;
      log_ptr->log_length = 0;
      log_ptr->payload = NULL;
      log_ptr->checksum = (uint32_t)log_id+(uint32_t)log_ptr->timestamp+
(uint32_t)log_ptr->log_length;
      break;
 }
}
void print_log_item(log_t * log_ptr)
      START_CRITICAL();
      if(log_ptr->log_id==HEARTBEAT)
      {
            LOG_RAW_STRING("HEARTBEAT ");
      else
      {
            LOG_RAW_STRING("LOG ID: ");
            LOG_RAW_INT(log_ptr->log_id);
            LOG_RAW_STRING(", ");
      LOG_RAW_STRING("EPOCH: ");
      LOG_RAW_INT(log_ptr->timestamp);
      LOG_RAW_STRING(", ");
      size_t len = log_ptr->log_length;
      LOG_RAW_STRING("LOG LENGTH: ");
      LOG_RAW_INT(len);
      LOG_RAW_STRING(", ");
      if(len == 1)
            uint32_t *temp = log_ptr->payload;
            if(log_ptr->log_id==DATA_RECEIVED)
            {
                  LOG_RAW_STRING("CHAR RX: ");
                  LOG_RAW_DATA(log_ptr->payload,len);
                  LOG_RAW_STRING(", ");
            }
```

```
else
            {
                  LOG_RAW_STRING("COUNT: ");
                  LOG_RAW_INT(*temp);
                  LOG_RAW_STRING(", ");
     else if(len>1)
            if(log_ptr->log_id==PROFILING_RESULT)
                  prof_t* temp_prof = log_ptr->payload;
                  LOG_RAW_STRING("PROFILE TIME: ");
                  LOG_RAW_INT(temp_prof->profile_time);
                  LOG_RAW_STRING(", ");
                  LOG_RAW_STRING("PROFILER ID: ");
                  LOG_RAW_INT(temp_prof->profiler_id);
                  LOG_RAW_STRING(", ");
           else
            {
                  LOG_RAW_STRING("PAYLOAD: ");
                  LOG_RAW_STRING(log_ptr->payload);
                  LOG_RAW_STRING(", ");
           }
     LOG_RAW_STRING("CHECKSUM: ");
     LOG_RAW_INT(log_ptr->checksum);
     LOG_RAW_STRING("\n\r");
     END_CRITICAL();
}
void rtc_configure (void)
{
     MCG_C1 |= MCG_C1_IRCLKEN_MASK; //Enable internal reference clock
     MCG_C2 &= ~(MCG_C2_IRCS_MASK); //Internal Reference Clock -->Slow
     //**RTC_CLKIN**//
     SIM_SOPT1 |= SIM_SOPT1_OSC32KSEL(0b10); //32 Khz clock source for RTC
     SIM_SCGC5 |= SIM_SCGC5_PORTC(1);
     PORTC_PCR1 |= (PORT_PCR_MUX(0x1));
                                              //PTC1 as RTC_CLKIN
     //**32KHz Frequency**//
     SIM_SOPT2 |= SIM_SOPT2_CLKOUTSEL(0b100); //Clockout pin --> 32 KHz
     PORTC_PCR3 |= (PORT_PCR_MUX(0x5)); //PTC3 as CLKOUT
}
void rtc_init(uint32_t epoch)
{
      /* disable timer */
     //RTC_SR &= ~RTC_SR_TCE_MASK;
    /*enable the clock to SRTC module register space*/
     SIM_SCGC6 |= SIM_SCGC6_RTC_MASK;
     /*Clear software reset Register*/
    RTC_CR &= ~RTC_CR_SWR_MASK;
```

```
if (RTC_SR & RTC_SR_TIF_MASK){
       RTC TSR = 0 \times 0000000000; // this action clears the TIF
   }
   /*Set time compensation parameters*/
   RTC_TCR = RTC_TCR_CIR(0) | RTC_TCR_TCR(0);
   /*Enable Seconds Interrupt*/
   RTC_IER |= RTC_IER_TSIE_MASK; //Seconds interrupt enable
   /*Enable RTC seconds irq*/
   NVIC_EnableIRQ(21);
   /*Write to the TSR to clear SR[TOF] and SR[TIF] flags*/
   RTC_TSR = epoch;
   /*Timer enable*/
   RTC_SR |= RTC_SR_TCE_MASK;
}
void RTC_Seconds_IRQHandler(void)
       _disable_irq();
     GPIOB->PTOR |= (1<<19);
     populate_log_item(log_ptr_1, HEARTBEAT, 0, NULL, 0);
     //log_item(log_ptr_1, logger_queue);
     print_log_item(log_ptr_1);
     __enable_irq();
   //Log heartbeat
               *****************
 * Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
  Redistribution, modification or use of this software in source or binary
  forms is permitted as long as the files maintain this copyright. Users are
  permitted to modify this and use it to learn about the field of embedded
  software. Alex Fosdick and the University of Colorado are not liable for any
 * misuse of this material.
 *******************************
 * @file project2.h
  @brief This file is to be used with ECEN 5813 -- Project 2.
  This header file contains definitions for functions used in the file project2.c,
  specifically calc_statistics() and dump_statistics().
  @author Kyle Harlow
  @author Shiril Tichkule
  @date October 29, 2017
 */
#ifndef __PROJECT2_H__
#define ___PROJECT2_H__
#include <stdint.h>
```

```
#include <stdlib.h>
#include "circular_buffer.h"
#include "uart.h"
extern uint8_t temp_rx;
extern uint8_t * temp_rx_ptr;
extern uint8_t temp_tx;
extern uint8_t * temp_tx_ptr;
extern CB_t * rx_buffer;
extern CB_t * tx_buffer;
extern uint8_t rx_rv_IRQ;
extern uint8_t tx_rv_IRQ;
* @brief function to calculate character counts
* This function takes in a pointer to a integer, classifies it in one of four
categories --
 * Miscellaneous, Punctuations, Alphabets, and Numbers, and updates the
corresponding
 * category count.
* @param pointer to integer, pointer to counter array
 * @return none
void calc_statistics(int32_t * ptr, uint8_t * data_ptr);
/**
 * @brief function to dump character count statistics
* This function displays character count statistics on a terminal
* @param none
* @return UART_status type
void dump_statistics(void);
#endif /* __PROJECT2_H__ */
* Copyright (C) 2017 by Alex Fosdick - University of Colorado
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
* software. Alex Fosdick and the University of Colorado are not liable for any
* misuse of this material.
*************************
/**
* @file memory.h
* @brief This file is to be used with ECEN 5813 -- Project 1.
* This header file contains prototypes for the memory manipulation functions
 * listed under the C-Programming Modules for Project 1. The corresponding
 * function definitions are contained in the file "memory.c".
 * @author Kyle Harlow
  @author Shiril Tichkule
```

```
* @date September 28, 2017
 */
#ifndef MEMORY H
#define ___MEMORY_H___
#include <stddef.h>
 * @brief function to move data from source location to destination
 * This function takes in source and destination pointers, along with a length
 * parameter, to move data from the source to the destination. It should be
 * able to handle cases where source and destination memory areas overlap, and
 * also copy data without any corruption.
 * @param source pointer, destination pointer, length
 * @return pointer to destination
uint8_t* my_memmove(uint8_t* src, uint8_t* dst, size_t length);
 * @brief function to move data from source location to destination using DMA
 * This function takes in source and destination pointers, along with a length
 * parameter, to move data from the source to the destination. It should be
 * able to handle cases where source and destination memory areas overlap, and
  also copy data without any corruption. It makes use of the DMA controller.
 * @param source pointer, destination pointer, length, transfer size
 * @return pointer to destination
uint8_t* my_memmove_dma(uint8_t* src, uint8_t* dst, size_t length, uint8_t
transfer_size);
 * @brief function to copy data from source location to destination
 * This function takes in source and destination pointers, along with a length
 * parameter, to copy data from the source to the destination. In cases where
 * source and destination memory areas overlap, the behavior is undefined, and
 * although the copy should occur, data will likely be corrupted.
 * @param source pointer, destination pointer, length
 * @return pointer to destination
uint8_t* my_memcpy(uint8_t* src, uint8_t* dst, size_t length);
 * @brief function to set memory locations to a certain value
 * This function takes in a source pointer, a length parameter, and
 * sets corresponding memory locations to a certain value.
 * @param source pointer, length, value
 * @return pointer to the source
```

```
uint8_t* my_memset(uint8_t* src, size_t length, uint8_t value);
 * @brief function to set memory locations to zero
 * This function takes in a source pointer, a length parameter, and
  sets corresponding memory locations to zero.
 * @param source pointer, length
 * @return pointer to the source
uint8_t* my_memzero(uint8_t* src, size_t length);
 * @brief function to set memory locations to zero using DMA
 * This function takes in a source pointer, a length parameter, and
 * sets corresponding memory locations to zero. It makes use of the DMA controller.
 * @param source pointer, length, transfer size
 * @return pointer to the source
uint8_t* my_memzero_dma(uint8_t* src_zero, uint8_t* dst, size_t length, uint8_t
transfer_size);
/**
 * @brief function to reverse order of bytes in memory
 * This function takes in a source pointer, a length parameter, and
 * reverses the order of all the bytes.
 * @param source pointer, length
 * @return pointer to the source
uint8_t* my_reverse(uint8_t* src, size_t length);
/**
 * @brief function to allocate memory
 * This function allocates the designated number of words in dynamic memory.
 * @param length
 * @return pointer to start of allocated memory
uint32_t* reserve_words(size_t length);
  @brief function to free memory
 * This function frees up a dynamic memory allocation using a source pointer.
 * @param source pointer
 * @return void
void free_words(uint32_t* src);
#endif /* ___MEMORY_H__ */
                        * Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
```

```
* Redistribution, modification or use of this software in source or binary
 * forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
 * software. Alex Fosdick and the University of Colorado are not liable for any
  misuse of this material.
 *******************************
  @file circular_buffer.h
  @brief This file is to be used with ECEN 5813 -- Project 2.
* This header file contains definitions for the circular buffer structure, as
 * well as an enum typedef for errors associated with various operations on the
 * circular buffer. Also, contained are prototypes for functions associated
 * with the circular buffer, as listed under the Project 2 guide. The corresponding
 * function definitions are contained in the file "circular_buffer.c".
 * @author Kyle Harlow
  @author Shiril Tichkule
 * @date October 22, 2017
 */
#ifndef __CIRCULAR_BUFFER_H_
#define ___CIRCULAR_BUFFER_H__
#include ject3.h>
#include "core_cmOplus.h"
/** This typedef defines a data type CB_t, to represent a struct corresponding to
* the circular buffer. The elements of the struct are:
* buf -- pointer to uint8_t data contained within the buffer
* head -- uint8_t pointer to the 'write' location
* tail -- uint8_t pointer to the 'read' location
* size -- uint16_t type size of circular buffer
 * count -- uint16_t type number of data elements in the buffer
typedef struct
 uint8_t * buf;
 uint8_t * head;
 uint8_t * tail;
 uint16_t size;
 uint16_t count;
}CB_t;
/** This typedef defines a data type CB_status, to represent an enum corresponding
 * to the state of the circular buffer, after operations have been performed on it.
 * The status codes contained in the enum are:
* CB_NO_ERROR -- successful operation
* CB_FULL -- buffer full
* CB_EMPTY -- buffer empty
 * CB_NULL_PTR -- null pointer argument
 * CB_NO_LENGTH -- insufficient storage capacity
 * CB_BUFFER_ALLOCATION_FAILURE -- failed memory allocation
typedef enum
```

```
CB_NO_ERROR,
  CB_FULL,
  CB EMPTY,
  CB_NULL_PTR,
  CB NO LENGTH,
  CB_BUFFER_ALLOCATION_FAILURE
}CB_status;
 * @brief function to initialize circular buffer
 * This function takes in a pointer to a circular buffer, and a length parameter,
 * and initializes members of the circular buffer struct.
 * @param pointer to circular buffer, length
 * @return operation status of circular buffer
CB_status CB_init(CB_t * circ_buff, int16_t length);
 * @brief function to destroy circular buffer
 * This function takes in a pointer to a circular buffer, and deallocates memory
 * assigned to the circular buffer struct.
 * @param pointer to circular buffer
 * @return operation status of circular buffer
CB_status CB_destroy(CB_t* circ_buff);
/**
 * @brief function to check if circular buffer is full
 * This function takes in a pointer to a circular buffer, and checks whether it
 * is full.
 * @param pointer to circular buffer
 * @return operation status of circular buffer
  _STATIC_INLINE    CB_status    CB_is_full(CB_t * circ_buff) // function to check
whether circular buffer is full
  if(circ_buff == NULL) // null pointer check
  {
    return CB_NULL_PTR;
  if(circ_buff->size == circ_buff->count)
  {
    return CB_FULL;
  }
  else
  {
    return CB_NO_ERROR;
}
 * @brief function to check if circular buffer is empty
```

```
This function takes in a pointer to a circular buffer, and checks whether it
 * is empty.
 * @param pointer to circular buffer
 * @return operation status of circular buffer
  _STATIC_INLINE CB_status CB_is_empty(CB_t * circ_buff) // function to check
whether circular buffer is empty
  if(circ_buff==NULL||circ_buff->buf==NULL) return CB_NULL_PTR; // null pointer
check
  if(circ_buff->count == 0) return CB_EMPTY;
  else return CB_NO_ERROR;
}
 * @brief function to add item to circular buffer
 * This function takes in a pointer to a circular buffer, a data element, and
 * given enough space is available, adds it to the circular buffer.
 * @param pointer to circular buffer, data item to be added
 * @return operation status of circular buffer
CB_status CB_buffer_add_item(CB_t * circ_buff, uint8_t data);
 * @brief function to remove item from circular buffer
 * This function takes in a pointer to a circular buffer, a data pointer, and
 * given a non-empty buffer, removes the element corresponding to the 'read'
 * pointer.
 * @param pointer to circular buffer, pointer to data removed
 * @return operation status of circular buffer
CB_status CB_buffer_remove_item(CB_t * circ_buff, uint8_t* data_ptr);
/**
 * @brief function to peak into a circular buffer
 * This function takes in a pointer to a circular buffer, a desired buffer
  location, and a data pointer and fills the data pointer with the element
  at head-location in the buffer, without changing the buffer.
 * @param pointer to circular buffer, location in circular buffer, pointer to
 * data
  @return operation status of circular buffer
CB_status CB_peek(CB_t * circ_buff, int16_t location, uint8_t * data_ptr);
#endif /* __CIRCULAR_BUFFER_H__ */
 * Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
 * Redistribution, modification or use of this software in source or binary
 * forms is permitted as long as the files maintain this copyright. Users are
```

```
permitted to modify this and use it to learn about the field of embedded
  software. The authors and the University of Colorado are not liable for any
  misuse of this material.
 *******************************
 * @file logger.h
 * @brief This file is to be used with ECEN 5813 -- Project 3.
 * This header file contains function prototypes for the logger function wrappers
* Definitions of the logger functions are contained in the file "logger.c".
* @author Kyle Harlow
  @author Shiril Tichkule
 * @date December 04, 2017
 */
#ifndef __LOGGER_H__
#define __LOGGER_H__
#include <stdio.h>
#include <stddef.h>
#include "uart.h"
typedef struct{
 uint8_t log_id;
 time_t timestamp;
 size_t log_length;
 void * payload;
 uint32_t checksum;
}log_t;
typedef enum log_id{
 LOGGER INITIALIZED,
 GPIO_INITIALIZED,
 SYSTEM_INITIALIZED,
 SYSTEM_HALTED,
 INFO,
 WARNING,
 ERROR,
 PROFILING_STARTED,
 PROFILING_RESULT,
 PROFILING_COMPLETED,
 DATA_RECEIVED,
 DATA_ANALYSIS_STARTED,
 DATA_ALPHA_COUNT,
 DATA_NUMERIC_COUNT,
 DATA_PUNCTUATION_COUNT,
 DATA_MISC_COUNT,
 DATA_ANALYSIS_COMPLETED,
 HEARTBEAT
}log_id_t;
typedef enum profiler_id{
 DMA_MOVE_10,
 DMA_MOVE_100,
 DMA_MOVE_1000,
```

```
DMA_MOVE_5000,
 DMA_ZERO_10,
 DMA_ZERO_100,
 DMA_ZERO_1000,
 DMA_ZERO_5000,
 STD MOVE 10,
 STD_MOVE_100,
 STD_MOVE_1000,
 STD_MOVE_5000,
 STD_ZERO_10,
 STD_ZERO_100,
 STD_ZERO_1000,
 STD_ZERO_5000,
 MY_MOVE_10,
 MY_MOVE_100,
 MY_MOVE_1000,
 MY_MOVE_5000,
 MY_ZERO_10,
 MY_ZERO_100,
 MY_ZERO_1000,
 MY_ZERO_5000,
}prof_id_t;
typedef struct{
  uint32_t profiler_id;
  uint32_t address;
 time_t profile_time;
}prof_t;
 * @brief function to print log data
 * This function prints data corresponding to a log to the terminal.
 * @param log pointer, log id, profile id
 * @return none
void print_log_item(log_t * log_ptr);
 * @brief function to populate a log
 * This function populates data elements of a log item.
 * @param log pointer, log id, profile id
 * @return none
 */
void populate_log_item(log_t * log_ptr, uint8_t log_id, uint8_t profile_id, void *
payload_info, size_t length);
 * @brief function to log raw data
 * This function logs a sequence of bytes to the terminal.
 * @param byte pointer, no. of bytes to be logged
 * @return none
void log_data (uint8_t * ptr, size_t length);
```

```
* @brief function to log strings
 * This function logs a string to the terminal.
 * @param string pointer
 * @return none
void log_string (uint8_t * str);
 * @brief function to log integers
 * This function logs an integer to the terminal using the itoa() function.
 * @param integer to be logged
 * @return none
void log_integer (uint32_t integer);
 * @brief function to initialize a log item
 * This function initializes a log item
 * @param none
 * @return none
void log_init(log_t * log_ptr);
 * @brief function to destroy a log item
 * This function destroys a log item
  @param none
 * @return none
void log_destroy(log_t * log_ptr);
 * @brief function to configure RTC
 * This function configures the clock source and pins for enabling the RTC.
 * @param none
 * @return none
void rtc_configure (void);
 * @brief function to initialize RTC
 * This function initializes the RTC according to configuration parameters in
rtc_configuration()
 * @param epoch
  @return none
```

```
*/
void rtc_init(uint32_t epoch);
#ifdef VERBOSE
#ifdef BBB
#define LOG_RAW_DATA(A,B) log_data(A,B)
#endif /*BBB*/
#ifdef HOST
#define LOG_RAW_DATA(A,B) log_data(A,B)
#endif /*HOST*/
#ifdef KL25Z
#define LOG_RAW_DATA(A,B) UART_send_n((uint8_t*)A,(int16_t)B)
#endif /*KL25Z*/
#endif /*VERBOSE*/
#ifdef VERBOSE
#ifdef BBB
#define LOG_RAW_STRING(A) printf(A)
#endif /*BBB*/
#ifdef HOST
#define LOG_RAW_STRING(A) printf(A)
#endif /*HOST*/
#ifdef KL25Z
#define LOG_RAW_STRING(A) log_string((uint8_t*)A)
#endif /*KL25Z*/
#endif /*VERBOSE*/
#ifdef VERBOSE
#ifdef BBB
#define LOG_RAW_INT(A) printf("%d\n", A)
#endif /*BBB*/
#ifdef HOST
#define LOG_RAW_INT(A) printf("%d\n", A)
#endif /*HOST*/
#ifdef KL25Z
#define LOG_RAW_INT(A) log_integer((uint32_t)A)
#endif /*KL25Z*/
#endif /*VERBOSE*/
#endif /* LOGGER H */
^{\star} Copyright (C) 2017 by Alex Fosdick - University of Colorado
 * Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
* software. Alex Fosdick and the University of Colorado are not liable for any
* misuse of this material.
 *******************************
 * @file conversion.h
 * @brief This file is to be used with ECEN 5813 -- Project 1.
 * This header file contains prototypes for basic data manipulation functions
* listed under the C-Programming Modules for Project 1. The corresponding
 * function definitions are contained in the file "conversion.c".
  @author Kyle Harlow
```

```
@author Shiril Tichkule
 * @date September 28, 2017
 */
#ifndef ___CONVERSION_H__
#define ___CONVERSION_H___
  @brief function to convert data from standard integer type to ASCII string
 * This function takes in a signed 32-bit integer, converts it to a string
 * including the sign (if negative), and returns the pointer. Bases range from
 * 2 to 16.
 * @param integer data, pointer to string, base
 * @return size of converted ASCII string
uint8_t my_itoa(int32_t data, uint8_t* ptr, uint32_t base);
  @brief function to convert ASCII string to integer type
 * This function takes in a string pointer, number of digits in the character
 * set, and the base, and converts the ASCII string to an integer. It should
 * support bases 2 through 16, and also be able to handle signed data.
 * @param pointer to string, number of digits, base
 * @return integer converted from ASCII string
int32_t my_atoi(uint8_t* ptr, uint8_t digits, uint32_t base);
 * @brief function to convert data from big endian to little endian
 * This function takes in a source pointer, a length parameter, and
 * converts that data from big endian to little endian representation.
 * It must return an error if the conversion fails for any reason.
 * @param pointer to memory, length
 * @return error code
int8_t big_to_little32(uint32_t* data, uint32_t length);
  @brief function to convert data from little endian to big endian
 * This function takes in a source pointer, a length parameter, and
 * converts that data from little endian to big endian representation.
 * It must return an error if the conversion fails for any reason.
 * @param pointer to memory, length
 * @return error code
```

```
int8_t little_to_big32(uint32_t* data, uint32_t length);
#endif /* __CONVERSION_H__ */
                         * @file core cmOplus.h
* @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
* @version V4.10
* @date
        18. March 2015
* @note
 **********************************
/* Copyright (c) 2009 - 2015 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are met:
  - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
  - Redistributions in binary form must reproduce the above copyright
    notice, this list of conditions and the following disclaimer in the
    documentation and/or other materials provided with the distribution.
  - Neither the name of ARM nor the names of its contributors may be used
    to endorse or promote products derived from this software without
    specific prior written permission.
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  POSSIBILITY OF SUCH DAMAGE.
  */
#if defined ( __ICCARM__ )
#pragma system_include /* treat file as system include file for MISRA check */
#endif
#ifndef ___CORE_CMOPLUS_H_GENERIC
#define __CORE_CMOPLUS_H_GENERIC
#ifdef __cplusplus
  extern "C" {
#endif
/** \page CMSIS MISRA Exceptions MISRA-C:2004 Compliance Exceptions
 CMSIS violates the following MISRA-C:2004 rules:
  \li Required Rule 8.5, object/function definition in header file.<br/>
    Function definitions in header files are used to allow 'inlining'.
```

\li Required Rule 18.4, declaration of union type or object of union type:

```
'{...}'.<br>
    Unions are used for effective representation of core registers.
  \li Advisory Rule 19.7, Function-like macro defined.<br>
    Function-like macros are used to allow more efficient code.
CMSIS definitions
 /** \ingroup Cortex-M0+
 @{
/* CMSIS CMOP definitions */
#define __CMOPLUS_CMSIS_VERSION_MAIN (0x04)
                                                                   /*!<
[31:16] CMSIS HAL main version */
#define ___CMOPLUS_CMSIS_VERSION_SUB
                                                                   /*!<
                                (0x00)
[15:0] CMSIS HAL sub version
#define ___CMOPLUS_CMSIS_VERSION
                                 ((__CMOPLUS_CMSIS_VERSION_MAIN << 16) | \
                                  ___CMOPLUS_CMSIS_VERSION_SUB)
CMSIS HAL version number
                                                                   /*!<
#define ___CORTEX_M
                              (0x00)
Cortex-M Core
     defined ( __CC_ARM )
 #define ___ASM
                        asm
                                                              /*!< asm
keyword for ARM Compiler
 #define __INLINE
                                                              /*!< inline
                         _inline
                       */
keyword for ARM Compiler
 #define __STATIC_INLINE static __inline
#elif defined ( \_\_GNUC\_\_ )
                        __asm
 #define ___ASM
                                                              /*!< asm
keyword for GNU Compiler
 #define __INLINE
                        inline
                                                              /*!< inline
keyword for GNU Compiler
 #define __STATIC_INLINE static inline
#elif defined ( __ICCARM___ )
 #define ___ASM
                       __asm
                                                              /*!< asm
keyword for IAR Compiler
                                                              /*!< inline
 #define ___INLINE
                        inline
keyword for IAR Compiler. Only available in High optimization mode! */
 #define __STATIC_INLINE static inline
#elif defined ( __TMS470__ )
 #define ___ASM
              __asm
                                                              /*!< asm
keyword for TI CCS Compiler
 #define __STATIC_INLINE static inline
#elif defined ( __TASKING__ )
 #define __ASM
                                                              /*!< asm
keyword for TASKING Compiler
                                                              /*!< inline
 #define ___INLINE
                     inline
keyword for TASKING Compiler */
```

```
#define __STATIC_INLINE static inline
#elif defined ( __CSMC__ )
  #define __packed
  #define ___ASM
                                                                       /*!< asm
                                 */
keyword for COSMIC Compiler
  #define __INLINE
                           inline
                                                                       /*use -pc99 on
compile line !< inline keyword for COSMIC Compiler */</pre>
  #define __STATIC_INLINE static inline
#endif
/** __FPU_USED indicates whether an FPU is used or not.
    This core does not support an FPU at all
#define ___FPU_USED
#if defined ( __CC_ARM )
  #if defined __TARGET_FPU_VFP
    #warning "Compiler generates FPU instructions for a device without an FPU
(check ___FPU_PRESENT)"
  #endif
#elif defined ( __GNUC__ )
  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
    #warning "Compiler generates FPU instructions for a device without an FPU
(check ___FPU_PRESENT)"
  #endif
#elif defined ( __ICCARM__ )
  #if defined __ARMVFP__
    #warning "Compiler generates FPU instructions for a device without an FPU
(check FPU PRESENT)"
  #endif
#elif defined ( __TMS470___ )
  #if defined __TI__VFP_SUPPORT_
    #warning "Compiler generates FPU instructions for a device without an FPU
(check ___FPU_PRESENT)"
  #endif
#elif defined ( __TASKING__ )
  #if defined ___FPU_VFP__
    #error "Compiler generates FPU instructions for a device without an FPU (check
___FPU_PRESENT)"
  #endif
#elif defined ( __CSMC__ )
                                    /* Cosmic */
                             // FPU present for parser
  #if ( __CSMC__ & 0x400)
    #error "Compiler generates FPU instructions for a device without an FPU (check
 FPU PRESENT)"
  #endif
#endif
#include <stdint.h>
                                         /* standard types definitions
                                         /* Core Instruction Access
#include <core_cmInstr.h>
#include <core_cmFunc.h>
                                          /* Core Function Access
```

```
*/
#include "MKL25Z4.h"
#ifdef __cplusplus
}
#endif
#endif /* __CORE_CMOPLUS_H_GENERIC */
#ifndef ___CMSIS_GENERIC
#ifndef ___CORE_CMOPLUS_H_DEPENDANT
#define CORE CMOPLUS H DEPENDANT
#ifdef __cplusplus
extern "C" {
#endif
/* check device defines and use defaults */
#if defined ___CHECK_DEVICE_DEFINES
 #ifndef ___CM0PLUS_REV
    #define __CM0PLUS_REV 0x0000
#warning "__CM0PLUS_REV not defined in device header file; using default!"
  #endif
 #ifndef __MPU_PRESENT
    #define __MPU_PRESENT
    #warning "__MPU_PRESENT not defined in device header file; using default!"
 #endif
 #ifndef ___VTOR_PRESENT
    #define ___VTOR_PRESENT
                                       0
    #warning "__VTOR_PRESENT not defined in device header file; using default!"
  #endif
 #ifndef __NVIC_PRIO_BITS
    #define __NVIC_PRIO_BITS
                                       2
    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
  #endif
 #ifndef ___Vendor_SysTickConfig
    #define ___Vendor_SysTickConfig
                                       0
    #warning "___Vendor_SysTickConfig not defined in device header file; using
default!"
 #endif
#endif
/* IO definitions (access restrictions to peripheral registers) */
    \defgroup CMSIS glob defs CMSIS Global Defines
    <strong>IO Type Qualifiers</strong> are used
    \li to specify the access to peripheral variables.
    \li for automatic generation of peripheral register debug information.
#ifdef __cplusplus
 #define ___I
                    volatile
                                         /*!< Defines 'read only' permissions</pre>
#else
```

```
___I
                  volatile const
                                    /*!< Defines 'read only' permissions
 #define
*/
#endif
#define
           ___0
                  volatile
                                     /*!< Defines 'write only' permissions</pre>
                                    /*!< Defines 'read / write' permissions
#define
           10
                  volatile
/*@} end of group Cortex-M0+ */
Register Abstraction
 Core Register contain:
 - Core Register
 - Core NVIC Register
 - Core SCB Register
 - Core SysTick Register
 - Core MPU Register
                    *******************
/** \defgroup CMSIS_core_register Defines and Type Definitions
   \brief Type definitions and defines for Cortex-M processor based devices.
/** \ingroup
              CMSIS_core_register
              CMSIS_CORE Status and Control Registers
   \defgroup
   \brief Core Register type definitions.
 @{
*/
/** \brief Union type to access the Application Program Status Register (APSR).
*/
typedef union
 struct
 {
   uint32_t _reserved0:28;
                                    /*!< bit: 0..27 Reserved
   uint32_t V:1;
                                     /*!< bit:
                                                  28
                                                     Overflow condition code
flag
   uint32_t C:1;
                                     /*!< bit:
                                                  29 Carry condition code
flag
   uint32_t Z:1;
                                     /*!< bit:
                                                  30 Zero condition code flag
                                     /*!< bit:
                                                  31 Negative condition code
   uint32_t N:1;
flag
                                     /*!< Structure used for bit access
 } b;
 uint32_t w;
                                     /*!< Type
                                                   used for word access
} APSR_Type;
/* APSR Register Definitions */
#define APSR_N_Pos
                                       31
/*!< APSR: N Position */
#define APSR_N_Msk
                                       (1UL << APSR_N_Pos)
/*!< APSR: N Mask */
```

```
/*!< APSR: Z Position */
#define APSR_Z_Msk
                                           (1UL << APSR_Z_Pos)
/*!< APSR: Z Mask */
#define APSR C Pos
                                           29
/*!< APSR: C Position */
#define APSR_C_Msk
                                           (1UL << APSR_C_Pos)
/*!< APSR: C Mask */
#define APSR_V_Pos
                                           28
/*!< APSR: V Position */
#define APSR_V_Msk
                                           (1UL << APSR_V_Pos)
/*!< APSR: V Mask */
/** \brief Union type to access the Interrupt Program Status Register (IPSR).
typedef union
  struct
  {
    uint32_t ISR:9;
                                        /*!< bit: 0.. 8 Exception number
    uint32_t _reserved0:23;
                                        /*!< bit: 9..31 Reserved
                                         /*!< Structure used for bit access
  } b;
                                                        used for word access
 uint32_t w;
                                         /*!< Type
} IPSR_Type;
/* IPSR Register Definitions */
#define IPSR_ISR_Pos
/*!< IPSR: ISR Position */</pre>
                                           (0x1FFUL /*<< IPSR ISR Pos*/)
#define IPSR ISR Msk
/*!< IPSR: ISR Mask */
/** \brief Union type to access the Special-Purpose Program Status Registers
(xPSR).
 */
typedef union
  struct
  {
                                         /*!< bit: 0.. 8 Exception number
    uint32_t ISR:9;
    uint32_t _reserved0:15;
                                         /*!< bit: 9..23 Reserved
                                                                             (read
    uint32_t T:1;
                                         /*!< bit:
                                                       24
                                                           Thumb bit
            */
0)
    uint32_t _reserved1:3;
                                         /*!< bit: 25..27
                                                           Reserved
    uint32_t V:1;
                                         /*!< bit:
                                                       28 Overflow condition code
flag
          */
    uint32_t C:1;
                                         /*!< bit:
                                                       29 Carry condition code
             */
flag
                                         /*!< bit:
    uint32_t Z:1;
                                                       30 Zero condition code flag
```

30

#define APSR_Z_Pos

```
uint32_t N:1;
                                         /*!< bit: 31 Negative condition code
flaq
                                         /*!< Structure used for bit access
 } b;
 uint32_t w;
                                         /*!< Type
                                                        used for word access
} xPSR_Type;
/* xPSR Register Definitions */
#define xPSR_N_Pos
                                           31
/*!< xPSR: N Position */</pre>
#define xPSR N Msk
                                           (1UL << xPSR_N_Pos)
/*!< xPSR: N Mask */
#define xPSR_Z_Pos
                                           30
/*!< xPSR: Z Position */
#define xPSR_Z_Msk
                                           (1UL << xPSR_Z_Pos)
/*!< xPSR: Z Mask */
#define xPSR C Pos
                                           29
/*!< xPSR: C Position */
#define xPSR C Msk
                                           (1UL << xPSR_C_Pos)
/*!< xPSR: C Mask */
#define xPSR_V_Pos
                                           28
/*!< xPSR: V Position */</pre>
#define xPSR_V_Msk
                                           (1UL << xPSR_V_Pos)
/*!< xPSR: V Mask */
#define xPSR_T_Pos
                                           24
/*!< xPSR: T Position */
#define xPSR_T_Msk
                                           (1UL << xPSR_T_Pos)
/*!< xPSR: T Mask */
#define xPSR ISR Pos
                                            0
/*!< xPSR: ISR Position */</pre>
#define xPSR_ISR_Msk
                                            (0x1FFUL /*<< xPSR_ISR_Pos*/)
/*!< xPSR: ISR Mask */
/** \brief Union type to access the Control Registers (CONTROL).
*/
typedef union
  struct
    uint32_t nPRIV:1;
                                         /*!< bit:
                                                        0 Execution privilege in
Thread mode */
    uint32_t SPSEL:1;
                                         /*!< bit: 1 Stack to be used
    uint32_t _reserved1:30;
                                         /*!< bit: 2..31 Reserved
                                         /*!< Structure used for bit access
  } b;
 uint32_t w;
                                         /*!< Type
                                                        used for word access
} CONTROL_Type;
```

```
/* CONTROL Register Definitions */
#define CONTROL_SPSEL_Pos
                                            1
/*!< CONTROL: SPSEL Position */
#define CONTROL_SPSEL_Msk
                                           (1UL << CONTROL_SPSEL_Pos)
/*!< CONTROL: SPSEL Mask */
#define CONTROL_nPRIV_Pos
/*!< CONTROL: nPRIV Position */</pre>
#define CONTROL_nPRIV_Msk
                                           (1UL /*<< CONTROL_nPRIV_Pos*/)
/*!< CONTROL: nPRIV Mask */
/*@} end of group CMSIS_CORE */
/** \ingroup
                CMSIS_core_register
                CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
    \defgroup
    \brief
                Type definitions for the NVIC Registers
 @{
 */
/** \brief Structure type to access the Nested Vectored Interrupt Controller
(NVIC).
* /
typedef struct
   _IO uint32_t ISER[1];
                                        /*!< Offset: 0x000 (R/W)
                                                                   Interrupt Set
Enable Register
      uint32_t RESERVED0[31];
  _IO uint32_t ICER[1];
                                         /*!< Offset: 0x080 (R/W)
                                                                    Interrupt Clear
Enable Register
      uint32_t RSERVED1[31];
  _IO uint32_t ISPR[1];
                                         /*!< Offset: 0x100 (R/W)
                                                                    Interrupt Set
Pending Register
      uint32_t RESERVED2[31];
   _IO uint32_t ICPR[1];
                                         /*!< Offset: 0x180 (R/W) Interrupt Clear
Pending Register
      uint32_t RESERVED3[31];
      uint32_t RESERVED4[64];
   _IO uint32_t IP[8];
                                        /*!< Offset: 0x300 (R/W) Interrupt
Priority Register
} NVIC_Type;
/*@} end of group CMSIS_NVIC */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_SCB
                          System Control Block (SCB)
                Type definitions for the System Control Block Registers
    \brief
 @{
 */
/** \brief Structure type to access the System Control Block (SCB).
*/
typedef struct
  _I uint32_t CPUID;
                                         /*!< Offset: 0x000 (R/ ) CPUID Base
Register
                                           */
                                         /*!< Offset: 0x004 (R/W) Interrupt</pre>
 __IO uint32_t ICSR;
                                            */
Control and State Register
```

```
#if (__VTOR_PRESENT == 1)
                                           /*!< Offset: 0x008 (R/W) Vector Table
   _IO uint32_t VTOR;
Offset Register
#else
       uint32_t RESERVED0;
#endif
                                           /*!< Offset: 0x00C (R/W) Application
   __IO uint32_t AIRCR;
                                           * /
Interrupt and Reset Control Register
                                           /*!< Offset: 0x010 (R/W)
   __IO uint32_t SCR;
                                                                     System Control
Register
                                           /*!< Offset: 0x014 (R/W)
   __IO uint32_t CCR;
                                                                     Configuration
Control Register
       uint32_t RESERVED1;
    _IO uint32_t SHP[2];
                                          /*!< Offset: 0x01C (R/W)
                                                                     System Handlers
Priority Registers. [0] is RESERVED
  __IO uint32_t SHCSR;
                                           /*!< Offset: 0x024 (R/W)
                                                                     System Handler
Control and State Register
} SCB_Type;
/* SCB CPUID Register Definitions */
#define SCB_CPUID_IMPLEMENTER_Pos
                                             24
/*!< SCB CPUID: IMPLEMENTER Position */</pre>
#define SCB CPUID IMPLEMENTER Msk
                                             (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)
/*!< SCB CPUID: IMPLEMENTER Mask */
#define SCB_CPUID_VARIANT_Pos
                                             20
/*!< SCB CPUID: VARIANT Position */</pre>
#define SCB_CPUID_VARIANT_Msk
                                             (0xFUL << SCB_CPUID_VARIANT_Pos)
/*! < SCB CPUID: VARIANT Mask */
#define SCB_CPUID_ARCHITECTURE_Pos
                                             16
/*!< SCB CPUID: ARCHITECTURE Position */</pre>
#define SCB_CPUID_ARCHITECTURE_Msk
                                             (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)
/*! < SCB CPUID: ARCHITECTURE Mask */
#define SCB CPUID PARTNO Pos
                                              4
/*! < SCB CPUID: PARTNO Position */
#define SCB_CPUID_PARTNO_Msk
                                             (0xFFFUL << SCB_CPUID_PARTNO_Pos)
/*!< SCB CPUID: PARTNO Mask */
#define SCB_CPUID_REVISION_Pos
                                              Θ
/*!< SCB CPUID: REVISION Position */</pre>
#define SCB CPUID REVISION Msk
                                             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)
/*! < SCB CPUID: REVISION Mask */
/* SCB Interrupt Control State Register Definitions */
#define SCB_ICSR_NMIPENDSET_Pos
/*!< SCB ICSR: NMIPENDSET Position */</pre>
#define SCB_ICSR_NMIPENDSET_Msk
                                             (1UL << SCB_ICSR_NMIPENDSET_Pos)
/*!< SCB ICSR: NMIPENDSET Mask */
#define SCB ICSR PENDSVSET Pos
                                             28
/*!< SCB ICSR: PENDSVSET Position */
#define SCB_ICSR_PENDSVSET_Msk
                                             (1UL << SCB_ICSR_PENDSVSET_Pos)
/*! < SCB ICSR: PENDSVSET Mask */
#define SCB_ICSR_PENDSVCLR_Pos
                                             27
/*!< SCB ICSR: PENDSVCLR Position */</pre>
#define SCB_ICSR_PENDSVCLR_Msk
                                             (1UL << SCB_ICSR_PENDSVCLR_Pos)
```

```
/*! < SCB ICSR: PENDSVCLR Mask */
#define SCB ICSR PENDSTSET Pos
                                             26
/*!< SCB ICSR: PENDSTSET Position */</pre>
#define SCB ICSR PENDSTSET Msk
                                             (1UL << SCB_ICSR_PENDSTSET_Pos)
/*!< SCB ICSR: PENDSTSET Mask */
#define SCB_ICSR_PENDSTCLR_Pos
                                             25
/*!< SCB ICSR: PENDSTCLR Position */</pre>
#define SCB_ICSR_PENDSTCLR_Msk
                                             (1UL << SCB_ICSR_PENDSTCLR_Pos)
/*! < SCB ICSR: PENDSTCLR Mask */
#define SCB ICSR ISRPREEMPT Pos
                                             23
/*!< SCB ICSR: ISRPREEMPT Position */</pre>
#define SCB_ICSR_ISRPREEMPT_Msk
                                             (1UL << SCB_ICSR_ISRPREEMPT_Pos)
/*! < SCB ICSR: ISRPREEMPT Mask */
#define SCB_ICSR_ISRPENDING_Pos
                                             22
/*!< SCB ICSR: ISRPENDING Position */
#define SCB ICSR ISRPENDING Msk
                                             (1UL << SCB_ICSR_ISRPENDING_Pos)
/*! < SCB ICSR: ISRPENDING Mask */
#define SCB ICSR VECTPENDING Pos
                                             12
/*!< SCB ICSR: VECTPENDING Position */</pre>
#define SCB_ICSR_VECTPENDING_Msk
                                             (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)
/*! < SCB ICSR: VECTPENDING Mask */
#define SCB_ICSR_VECTACTIVE_Pos
                                             0
/*!< SCB ICSR: VECTACTIVE Position */</pre>
#define SCB_ICSR_VECTACTIVE_Msk
                                             (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)
/*! < SCB ICSR: VECTACTIVE Mask */
#if ( VTOR PRESENT == 1)
/* SCB Interrupt Control State Register Definitions */
#define SCB VTOR TBLOFF Pos
/*!< SCB VTOR: TBLOFF Position */
#define SCB VTOR TBLOFF Msk
                                             (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)
/*!< SCB VTOR: TBLOFF Mask */
#endif
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB_AIRCR_VECTKEY_Pos
                                             16
/*! < SCB AIRCR: VECTKEY Position */
#define SCB_AIRCR_VECTKEY_Msk
                                             (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)
/*!< SCB AIRCR: VECTKEY Mask */
#define SCB_AIRCR_VECTKEYSTAT_Pos
                                             16
/*!< SCB AIRCR: VECTKEYSTAT Position */</pre>
#define SCB_AIRCR_VECTKEYSTAT_Msk
                                             (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)
/*! < SCB AIRCR: VECTKEYSTAT Mask */
#define SCB AIRCR ENDIANESS Pos
                                             15
/*!< SCB AIRCR: ENDIANESS Position */
#define SCB_AIRCR_ENDIANESS_Msk
                                             (1UL << SCB_AIRCR_ENDIANESS_Pos)
/*! < SCB AIRCR: ENDIANESS Mask */
#define SCB_AIRCR_SYSRESETREQ_Pos
                                             2
/*!< SCB AIRCR: SYSRESETREQ Position */</pre>
#define SCB_AIRCR_SYSRESETREQ_Msk
                                             (1UL << SCB_AIRCR_SYSRESETREQ_Pos)
```

```
/*! < SCB AIRCR: SYSRESETREQ Mask */
#define SCB_AIRCR_VECTCLRACTIVE_Pos
                                             1
/*!< SCB AIRCR: VECTCLRACTIVE Position */</pre>
#define SCB_AIRCR_VECTCLRACTIVE_Msk
                                            (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)
/*!< SCB AIRCR: VECTCLRACTIVE Mask */
/* SCB System Control Register Definitions */
#define SCB_SCR_SEVONPEND_Pos
                                             4
/*!< SCB SCR: SEVONPEND Position */</pre>
#define SCB_SCR_SEVONPEND_Msk
                                            (1UL << SCB_SCR_SEVONPEND_Pos)
/*! < SCB SCR: SEVONPEND Mask */
#define SCB_SCR_SLEEPDEEP_Pos
                                             2
/*!< SCB SCR: SLEEPDEEP Position */
#define SCB_SCR_SLEEPDEEP_Msk
                                            (1UL << SCB_SCR_SLEEPDEEP_Pos)
/*! < SCB SCR: SLEEPDEEP Mask */
#define SCB_SCR_SLEEPONEXIT_Pos
                                             1
/*!< SCB SCR: SLEEPONEXIT Position */</pre>
#define SCB_SCR_SLEEPONEXIT_Msk
                                            (1UL << SCB_SCR_SLEEPONEXIT_Pos)
/*! < SCB SCR: SLEEPONEXIT Mask */
/* SCB Configuration Control Register Definitions */
#define SCB_CCR_STKALIGN_Pos
/*!< SCB CCR: STKALIGN Position */
#define SCB_CCR_STKALIGN_Msk
                                            (1UL << SCB_CCR_STKALIGN_Pos)</pre>
/*! < SCB CCR: STKALIGN Mask */
#define SCB CCR UNALIGN TRP Pos
/*!< SCB CCR: UNALIGN_TRP Position */</pre>
#define SCB_CCR_UNALIGN_TRP_Msk
                                            (1UL << SCB_CCR_UNALIGN_TRP_Pos)
/*! < SCB CCR: UNALIGN_TRP Mask */
/* SCB System Handler Control and State Register Definitions */
#define SCB SHCSR SVCALLPENDED Pos
/*!< SCB SHCSR: SVCALLPENDED Position */
#define SCB_SHCSR_SVCALLPENDED_Msk
                                            (1UL << SCB_SHCSR_SVCALLPENDED_Pos)
/*! < SCB SHCSR: SVCALLPENDED Mask */
/*@} end of group CMSIS_SCB */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_SysTick
                                System Tick Timer (SysTick)
    \brief
                Type definitions for the System Timer Registers.
  @{
 */
/** \brief Structure type to access the System Timer (SysTick).
 */
typedef struct
                                          /*!< Offset: 0x000 (R/W) SysTick Control
    _IO uint32_t CTRL;
and Status Register */
   _IO uint32_t LOAD;
                                          /*!< Offset: 0x004 (R/W)
                                                                     SysTick Reload
Value Register
  __IO uint32_t VAL;
                                          /*!< Offset: 0x008 (R/W) SysTick Current
Value Register
```

```
/*!< Offset: 0x00C (R/ ) SysTick
   _I uint32_t CALIB;
Calibration Register
} SysTick_Type;
/* SysTick Control / Status Register Definitions */
#define SysTick CTRL COUNTFLAG Pos
/*!< SysTick CTRL: COUNTFLAG Position */</pre>
#define SysTick_CTRL_COUNTFLAG_Msk
                                            (1UL << SysTick_CTRL_COUNTFLAG_Pos)
/*!< SysTick CTRL: COUNTFLAG Mask */
#define SysTick_CTRL_CLKSOURCE_Pos
                                             2
/*!< SysTick CTRL: CLKSOURCE Position */</pre>
#define SysTick_CTRL_CLKSOURCE_Msk
                                            (1UL << SysTick_CTRL_CLKSOURCE_Pos)
/*!< SysTick CTRL: CLKSOURCE Mask */
#define SysTick_CTRL_TICKINT_Pos
                                             1
/*!< SysTick CTRL: TICKINT Position */</pre>
#define SysTick_CTRL_TICKINT_Msk
                                             (1UL << SysTick_CTRL_TICKINT_Pos)
/*!< SysTick CTRL: TICKINT Mask */
#define SysTick_CTRL_ENABLE_Pos
                                             0
/*!< SysTick CTRL: ENABLE Position */</pre>
#define SysTick_CTRL_ENABLE_Msk
                                             (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)
/*!< SysTick CTRL: ENABLE Mask */
/* SysTick Reload Register Definitions */
#define SysTick_LOAD_RELOAD_Pos
                                             0
/*!< SysTick LOAD: RELOAD Position */
                                             (0xFFFFFFUL /*<<
#define SysTick_LOAD_RELOAD_Msk
SysTick_LOAD_RELOAD_Pos*/)
                              /*!< SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick_VAL_CURRENT_Pos
/*!< SysTick VAL: CURRENT Position */</pre>
                                             (0xFFFFFFUL /*<<
#define SysTick_VAL_CURRENT_Msk
SysTick VAL CURRENT Pos*/) /*!< SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick_CALIB_NOREF_Pos
/*!< SysTick CALIB: NOREF Position */</pre>
#define SysTick_CALIB_NOREF_Msk
                                            (1UL << SysTick_CALIB_NOREF_Pos)</pre>
/*!< SysTick CALIB: NOREF Mask */
#define SysTick_CALIB_SKEW_Pos
                                            30
/*!< SysTick CALIB: SKEW Position */</pre>
#define SysTick_CALIB_SKEW_Msk
                                            (1UL << SysTick_CALIB_SKEW_Pos)
/*!< SysTick CALIB: SKEW Mask */
#define SysTick_CALIB_TENMS_Pos
                                             0
/*!< SysTick CALIB: TENMS Position */</pre>
#define SysTick_CALIB_TENMS_Msk
                                             (0xFFFFFFUL /*<<
SysTick_CALIB_TENMS_Pos*/)
                               /*!< SysTick CALIB: TENMS Mask */
/*@} end of group CMSIS_SysTick */
#if (__MPU_PRESENT == 1)
/** \ingroup CMSIS_core_register
                             Memory Protection Unit (MPU)
    \defgroup CMSIS_MPU
    \brief
                Type definitions for the Memory Protection Unit (MPU)
```

```
@{
 */
/** \brief Structure type to access the Memory Protection Unit (MPU).
*/
typedef struct
    _I uint32_t TYPE;
                                          /*!< Offset: 0x000 (R/ ) MPU Type
Register
                                           /*!< Offset: 0x004 (R/W)
   __IO uint32_t CTRL;
                                                                     MPU Control
Register
   _IO uint32_t RNR;
                                           /*!< Offset: 0x008 (R/W)
                                                                     MPU Region
RNRber Register
   __IO uint32_t RBAR;
                                          /*!< Offset: 0x00C (R/W)
                                                                     MPU Region Base
Address Register
  ___IO uint32_t RASR;
                                           /*!< Offset: 0x010 (R/W)
                                                                     MPU Region
Attribute and Size Register
} MPU_Type;
/* MPU Type Register */
#define MPU_TYPE_IREGION_Pos
                                             16
/*!< MPU TYPE: IREGION Position */</pre>
#define MPU TYPE IREGION Msk
                                             (0xFFUL << MPU TYPE IREGION Pos)
/*!< MPU TYPE: IREGION Mask */
#define MPU_TYPE_DREGION_Pos
                                              8
/*!< MPU TYPE: DREGION Position */</pre>
#define MPU_TYPE_DREGION_Msk
                                             (0xFFUL << MPU_TYPE_DREGION_Pos)
/*! < MPU TYPE: DREGION Mask */
#define MPU_TYPE_SEPARATE_Pos
                                              0
/*!< MPU TYPE: SEPARATE Position */</pre>
#define MPU_TYPE_SEPARATE_Msk
                                             (1UL /*<< MPU TYPE SEPARATE Pos*/)
/*! < MPU TYPE: SEPARATE Mask */
/* MPU Control Register */
#define MPU CTRL PRIVDEFENA Pos
                                              2
/*!< MPU CTRL: PRIVDEFENA Position */</pre>
#define MPU_CTRL_PRIVDEFENA_Msk
                                             (1UL << MPU_CTRL_PRIVDEFENA_Pos)
/*!< MPU CTRL: PRIVDEFENA Mask */
#define MPU_CTRL_HFNMIENA_Pos
                                              1
/*!< MPU CTRL: HFNMIENA Position */</pre>
#define MPU_CTRL_HFNMIENA_Msk
                                             (1UL << MPU_CTRL_HFNMIENA_Pos)
/*!< MPU CTRL: HFNMIENA Mask */
#define MPU_CTRL_ENABLE_Pos
/*!< MPU CTRL: ENABLE Position */
#define MPU_CTRL_ENABLE_Msk
                                             (1UL /*<< MPU_CTRL_ENABLE_Pos*/)
/*!< MPU CTRL: ENABLE Mask */
/* MPU Region Number Register */
#define MPU RNR REGION Pos
                                              0
/*!< MPU RNR: REGION Position */
#define MPU_RNR_REGION_Msk
                                             (0xFFUL /*<< MPU_RNR_REGION_Pos*/)
/*!< MPU RNR: REGION Mask */
/* MPU Region Base Address Register */
#define MPU_RBAR_ADDR_Pos
                                              8
```

```
/*!< MPU RBAR: ADDR Position */</pre>
#define MPU RBAR ADDR Msk
                                             (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)
/*!< MPU RBAR: ADDR Mask */
#define MPU RBAR VALID Pos
                                             4
/*!< MPU RBAR: VALID Position */
#define MPU RBAR VALID Msk
                                            (1UL << MPU_RBAR_VALID_Pos)
/*!< MPU RBAR: VALID Mask */
#define MPU RBAR REGION Pos
                                             0
/*!< MPU RBAR: REGION Position */</pre>
#define MPU_RBAR_REGION_Msk
                                            (0xFUL /*<< MPU_RBAR_REGION_Pos*/)
/*!< MPU RBAR: REGION Mask */
/* MPU Region Attribute and Size Register */
#define MPU_RASR_ATTRS_Pos
/*!< MPU RASR: MPU Region Attribute field Position */</pre>
#define MPU_RASR_ATTRS_Msk
                                            (0xFFFFUL << MPU_RASR_ATTRS_Pos)
/*!< MPU RASR: MPU Region Attribute field Mask */
#define MPU_RASR_XN_Pos
/*! < MPU RASR: ATTRS.XN Position */
#define MPU RASR XN Msk
                                            (1UL << MPU RASR XN Pos)
/*!< MPU RASR: ATTRS.XN Mask */
#define MPU_RASR_AP_Pos
                                            24
/*!< MPU RASR: ATTRS.AP Position */</pre>
#define MPU_RASR_AP_Msk
                                            (0x7UL << MPU_RASR_AP_Pos)
/*!< MPU RASR: ATTRS.AP Mask */
#define MPU_RASR_TEX_Pos
                                            19
/*! < MPU RASR: ATTRS.TEX Position */
#define MPU RASR TEX Msk
                                            (0x7UL << MPU_RASR_TEX_Pos)
/*! < MPU RASR: ATTRS.TEX Mask */
#define MPU RASR S Pos
                                            18
/*!< MPU RASR: ATTRS.S Position */
#define MPU_RASR_S_Msk
                                            (1UL << MPU_RASR_S_Pos)
/*!< MPU RASR: ATTRS.S Mask */
#define MPU_RASR_C_Pos
                                            17
/*! < MPU RASR: ATTRS.C Position */
#define MPU RASR C Msk
                                            (1UL << MPU_RASR_C_Pos)
/*!< MPU RASR: ATTRS.C Mask */
#define MPU_RASR_B_Pos
                                            16
/*!< MPU RASR: ATTRS.B Position */
#define MPU_RASR_B_Msk
                                            (1UL << MPU_RASR_B_Pos)
/*! < MPU RASR: ATTRS.B Mask */
#define MPU RASR SRD Pos
/*!< MPU RASR: Sub-Region Disable Position */
#define MPU RASR SRD Msk
                                             (0xFFUL << MPU_RASR_SRD_Pos)
/*!< MPU RASR: Sub-Region Disable Mask */
#define MPU_RASR_SIZE_Pos
/*! < MPU RASR: Region Size Field Position */
#define MPU_RASR_SIZE_Msk
                                            (0x1FUL << MPU_RASR_SIZE_Pos)
/*!< MPU RASR: Region Size Field Mask */
```

```
#define MPU_RASR_ENABLE_Pos
/*!< MPU RASR: Region enable bit Position */</pre>
#define MPU_RASR_ENABLE_Msk
                                            (1UL /*<< MPU_RASR_ENABLE_Pos*/)
/*!< MPU RASR: Region enable bit Disable Mask */
/*@} end of group CMSIS_MPU */
#endif
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_CoreDebug
                                    Core Debug Registers (CoreDebug)
                Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR)
                are only accessible over DAP and not via processor. Therefore
                they are not covered by the Cortex-MO header file.
 @{
 */
/*@} end of group CMSIS_CoreDebug */
/** \ingroup
                CMSIS_core_register
    \defgroup
                CMSIS_core_base
                                    Core Definitions
    \brief
                Definitions for base addresses, unions, and structures.
 @{
/* Memory mapping of Cortex-M0+ Hardware */
#define SCS_BASE
                            (0xE000E000UL)
                                                                       /*!< System
Control Space Base Address */
                            (SCS_BASE +
#define SysTick_BASE
                                         0x0010UL)
                                                                       /*!< SysTick
Base Address
#define NVIC_BASE
                                                                       /*!< NVIC
                            (SCS_BASE +
                                         0x0100UL)
Base Address
#define SCB_BASE
                            (SCS_BASE +
                                                                       /*!< System
                                         0x0D00UL)
Control Block Base Address */
#define SCB
                            ((SCB_Type
                                              * )
                                                     SCB BASE
                                                                   )
                                                                       /*!< SCB
configuration struct
#define SysTick
                            ((SysTick_Type
                                                     SysTick_BASE )
                                                                       /*!< SysTick
configuration struct
#define NVIC
                            ((NVIC_Type
                                              * )
                                                    NVIC_BASE
                                                                       /*!< NVIC
                              */
configuration struct
#if (__MPU_PRESENT == 1)
  #define MPU_BASE
                            (SCS\_BASE + 0x0D90UL)
                                                                       /*!< Memory
Protection Unit
                             ((MPU_Type
  #define MPU
                                                     MPU_BASE ) /*!< Memory
Protection Unit
#endif
/*@} */
                  Hardware Abstraction Layer
 Core Function Interface contains:
  - Core NVIC Functions
```

- Core SysTick Functions

```
- Core Register Access Functions
           ********************
/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
NVIC functions
############# */
/** \ingroup CMSIS_Core_FunctionInterface
   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
              Functions that manage interrupts and exceptions via the NVIC.
   \brief
   @{
*/
/* Interrupt Priorities are WORD accessible only under ARMv6M
/* The following MACROS handle generation of the register offset and byte masks */
#define _{BIT\_SHIFT(IRQn)} ( ((((uint32_t)(int32_t)(IRQn))
0x03UL) * 8UL)
2UL)
                        ( (((uint32_t)(int32_t)(IRQn))
#define _IP_IDX(IRQn)
                                                                       >>
2UL)
/** \brief Enable External Interrupt
   The function enables a device-specific interrupt in the NVIC interrupt
controller.
                  IRQn External interrupt number. Value cannot be negative.
   \param [in]
 STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 NVIC - SER[0] = (uint32_t)(1UL \ll (((uint32_t)(int32_t)IRQn) \& 0x1FUL));
/** \brief Disable External Interrupt
   The function disables a device-specific interrupt in the NVIC interrupt
controller.
   \param [in]
                  IRQn External interrupt number. Value cannot be negative.
 STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 NVIC - ICER[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
/** \brief Get Pending Interrupt
   The function reads the pending register in the NVIC and returns the pending bit
   for the specified interrupt.
   \param [in]
                  IRQn Interrupt number.
   \return
                      Interrupt status is not pending.
```

```
1 Interrupt status is pending.
        \return
  * /
    return((uint32_t)(((NVIC->ISPR[0] & (1UL << (((uint32_t)(int32_t)IRQn) &
0x1FUL))) != 0UL) ? 1UL : 0UL));
/** \brief Set Pending Interrupt
        The function sets the pending bit of an external interrupt.
        \param [in]
                                              IRQn Interrupt number. Value cannot be negative.
   NVIC - SPR[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}
/** \brief Clear Pending Interrupt
        The function clears the pending bit of an external interrupt.
         \param [in]
                                              IRQn External interrupt number. Value cannot be negative.
   NVIC - ICPR[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}
/** \brief Set Interrupt Priority
        The function sets the priority of an interrupt.
        \note The priority cannot be set for every core interrupt.
         \param [in]
                                              IRQn
                                                          Interrupt number.
        \param [in]
                                     priority Priority to set.
   _STATIC_INLINE    void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
    if((int32_t)(IRQn) < 0) {
        SCB->SHP[\_SHP\_IDX(IRQn)] = ((uint32_t)(SCB->SHP[\_SHP\_IDX(IRQn)] & \sim (0xFFUL << 0xFFUL << 0xFFU
_BIT_SHIFT(IRQn))) |
               (((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) <<
_BIT_SHIFT(IRQn)));
    }
    else {
        _BIT_SHIFT(IRQn))) |
               (((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) <</pre>
_BIT_SHIFT(IRQn)));
    }
}
```

```
/** \brief Get Interrupt Priority
   The function reads the priority of an interrupt. The interrupt
   number can be positive to specify an external (device specific)
   interrupt, or negative to specify an internal (core) interrupt.
   \param [in]
                IRQn Interrupt number.
   \return
                      Interrupt Priority. Value is aligned automatically to the
implemented
                      priority bits of the microcontroller.
 if((int32_t)(IRQn) < 0) {
   return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) &
(uint32_t)0xFFUL) >> (8 - __NVIC_PRIO_BITS)));
 else {
   return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) &
(uint32_t)0xFFUL) >> (8 - __NVIC_PRIO_BITS)));
}
/** \brief System Reset
   The function initiates a system reset request to reset the MCU.
 _STATIC_INLINE void NVIC_SystemReset(void)
                                                          /* Ensure all
   _DSB();
outstanding memory accesses included
                                                            buffered write
are completed before reset */
 SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
               SCB_AIRCR_SYSRESETREQ_Msk);
   DSB();
                                                          /* Ensure completion
of memory access */
 while(1) { __NOP(); }
                                                          /* wait until reset
/*@} end of CMSIS_Core_NVICFunctions */
SysTick function
/** \ingroup CMSIS_Core_FunctionInterface
   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
              Functions that configure the System.
   \brief
 @{
 */
#if (__Vendor_SysTickConfig == 0)
/** \brief System Tick Configuration
```

```
System Tick Timer.
   Counter is in free running mode to generate periodic interrupts.
   \param [in] ticks Number of ticks between two interrupts.
                    O Function succeeded.
   \return
   \return
                    1 Function failed.
             When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
   \note
   function <br/>
<br/>
function <br/>
<br/>
fick_Config</b> is not included. In this case, the file
<b><i>device</i>.h</b>
   must contain a vendor-specific implementation of this function.
 _STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) {return (1UL);} /* Reload value
impossible */
 SysTick -> LOAD = (uint32_t)(ticks - 1UL);
                                                                 /* set reload
register */
 NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority
for Systick Interrupt */
                                                                 /* Load the
 SysTick->VAL = OUL;
SysTick Counter Value */
 SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                  SysTick_CTRL_TICKINT_Msk
                  SysTick_CTRL_ENABLE_Msk;
                                                                 /* Enable
SysTick IRQ and SysTick Timer */
                                                                 /* Function
 return (OUL);
successful */
#endif
/*@} end of CMSIS_Core_SysTickFunctions */
#ifdef __cplusplus
}
#endif
#endif /* __CORE_CMOPLUS_H_DEPENDANT */
#endif /* __CMSIS_GENERIC */
                          * Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
 * software. The authors and the University of Colorado are not liable for any
 * misuse of this material.
 *************************
```

The function initializes the System Timer and its interrupt, and starts the

```
/**
 * @file nrf24.h
  @brief GPIO init functions ECEN 5813 -- Project 3.
 * This header file contains GPIO init functions for the Nordic NRF24 module,
  as well as the SPI module on the FRDM-KL25Z.
* @author Kyle Harlow
  @author Shiril Tichkule
* @date December 06, 2017
*/
#ifndef GPIO_H_
#define GPIO_H_
* @brief function to initialize GPIO
* This function initializes the GPIO pins for the Nordic NRF24 module,
* as well as the SPI module on the FRDM-KL25Z.
* @param none
 * @return none
void GPIO_nrf_init(void);
#endif /*GPIO_H_*/
* Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
* permitted to modify this and use it to learn about the field of embedded
 * software. The authors and the University of Colorado are not liable for any
* misuse of this material.
 *******************************
/**
 * @file spi.h
 * @brief SPI functions ECEN 5813 -- Project 3.
* This header file contains SPI functions that interface the Nordic NRF24 module,
  with the FRDM-KL25Z.
 * @author Kyle Harlow
  @author Shiril Tichkule
 * @date December 06, 2017
*/
#ifndef SPI H
#define SPI_H_
#include "MKL25Z4.h"
#include <stddef.h>
#define WAIT_SPTEF ((SPIO_S & SPI_S_SPTEF_MASK) != SPI_S_SPTEF_MASK)
```

```
#define WAIT_SPRF ((SPIO_S & SPI_S_SPRF_MASK) != SPI_S_SPRF_MASK)
 * @brief function to initialize GPIO
 * This function initializes the GPIO pins for the Nordic NRF24 module,
 * as well as the SPI module on the FRDM-KL25Z.
 * @param none
 * @return none
void SPI_init(void);
 * @brief function to read byte from SPI
 * This function reads a single byte from the SPI bus
 * @param byte to read into
 * @return none
 */
uint8_t SPI_read_byte(void);
/**
 * @brief function to write byte to SPI
 ^{\star} This function sends a single byte onto the SPI bus
 * @param none
 * @return byte read
uint8_t SPI_write_byte(uint8_t byte);
 * @brief function to send a packet of bytes over SPI
 * This function sends a packet of multiple bytes onto the SPI bus
 * @param byte pointer, no. of bytes to send
 * @return byte read after write
void SPI_send_packet(uint8_t * p, size_t length);
 * @brief function to block on SPI transmit
 * This function blocks until the SPI buffer has completed transmitting
 * @param none
 * @return none
void SPI_flush(void);
#endif /*SPI_H_*/
 * led.h
   Created on: Dec 1, 2017
        Author: windo
```

```
*/
#ifndef INCLUDES_LED_H_
#define INCLUDES_LED_H_
void LED_configure(void);
#endif /* INCLUDES_LED_H_ */
 * Copyright (C) 2017 by Alex Fosdick - University of Colorado
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
 * software. Alex Fosdick and the University of Colorado are not liable for any
 * misuse of this material.
 *************************************
 * @file debug.h
  @brief This file is to be used with ECEN 5813 -- Project 1.
* This header file contains a prototype for the print_memory() function
  listed under the C-Programming Modules for Project 1. The corresponding
  function definition is contained in the file "debug.c".
* @author Kyle Harlow
 * @author Shiril Tichkule
 * @date September 28, 2017
 */
#ifndef __DEBUG_H__
#define ___DEBUG_H___
* @brief function to enable/disable debug printing
* This function takes in a pointer to memory, along with a length parameter,
* and prints out the hex values contained. The function should print as
* normal in case the VERBOSE flag is enabled during complile time, but should
* print nothing if this flag is disabled.
* @param pointer to start of memory location, length
* @return void
void print_memory(uint8_t* start, uint32_t length);
#endif /* DEBUG H */
                        * Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
* Redistribution, modification or use of this software in source or binary
 * forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
 * software. The authors and the University of Colorado are not liable for any
  misuse of this material.
```

```
******************************
 * @file nrf24.h
  @brief GPIO init functions ECEN 5813 -- Project 3.
* This header file contains GPIO init functions for the Nordic NRF24 module,
  as well as the SPI module on the FRDM-KL25Z.
  @author Kyle Harlow
  @author Shiril Tichkule
  @date December 06, 2017
*/
#ifndef NORDIC_H_
#define NORDIC_H
#include "MKL25Z4.h"
#include "nrf24.h"
#define nrf_chip_enable() (GPIOD->PCOR |= 1<<0)</pre>
#define nrf_chip_disable() (GPIOD->PSOR |= 1<<0)</pre>
//#define nrf_transmit_enable() (!(SPI_S_REG(SPI0) & SPI_S_SPTEF_MASK))
//#define nrf_transmit_disable() (SPI_S_REG(SPI0) & SPI_S_SPTEF_MASK)
 * @brief function to read from NRF register
* This function reads a byte from a NRF24 register and returns it
 * @param register number
* @return byte read
uint8_t nrf_read_register(uint8_t reg);
* @brief function to write to NRF register
* This function writes a byte to the NRF24 register specified
 * @param register number, value to be written
* @return none
void nrf_write_register(uint8_t reg, uint8_t value);
* @brief function to read NRF status register
* This function reads a byte from the NRF24 status register
 * @param none
* @return byte read
uint8_t nrf_read_status(void);
* @brief function to write to NRF config register
```

```
* This function writes a byte to the NRF24 config register
 * @param configuration byte
 * @return none
void nrf_write_config(uint8_t config);
 * @brief function to read NRF config register
 * This function reads data from the NRF24 config register
 * @param void
 * @return byte read
uint8_t nrf_read_config(void);
 * @brief function to read NRF RF_SETUP register
 * This function reads data from the NRF24 RF_SETUP register
 * @param void
 * @return byte read
uint8_t nrf_read_rf_setup(void);
/**
 * @brief function to write to NRF RF_SETUP register
 * This function writes a byte to the NRF24 RF_SETUP register
 * @param configuration byte
 * @return none
void nrf_write_rf_setup(uint8_t config);
 * @brief function to read NRF RF_CH register
 * This function reads data from the NRF24 RF_CH register
 * @param void
 * @return byte read
uint8_t nrf_read_rf_ch(void);
/**
 * @brief function to write to NRF RF_CH register
 ^{\star} This function writes a byte to the NRF24 RF_CH register
 * @param channel number
 * @return none
void nrf_write_rf_ch(uint8_t channel);
 * @brief function to read TX_ADDR register
```

```
This function reads 5 bytes of data from the NRF24 TX_ADDR register
 * @param pointer to TX_ADDR reg
 * @return none
*/
void nrf_read_tx_addr(uint8_t * tx_addr);
* @brief function to read TX_ADDR register
^{\star} This function writes 5 bytes of data to the NRF24 TX_ADDR register
 * @param pointer to TX_ADDR reg
 * @return none
void nrf_write_tx_addr(uint8_t * tx_addr);
  @brief function to read fifo status of the NRF24
 * This function the status of the fifo queue of the NRF24.
 * @param none
 * @return status byte
uint8_t nrf_read_fifo_status(void);
* @brief function to flush TX fifo of the NRF24
 * This function flushes the TX fifo queue of the NRF24.
 * @param none
 * @return none
void nrf_flush_tx_fifo(void);
/**
 * @brief function to flush RX fifo of the NRF24
* This function flushes the RX fifo queue of the NRF24.
 * @param none
 * @return none
void nrf_flush_rx_fifo(void);
#endif /*NORDIC_H_*/
 * Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
 * software. Alex Fosdick and the University of Colorado are not liable for any
  misuse of this material.
 ******************************
```

```
/**
 * @file uart.h
  @brief This file is to be used with ECEN 5813 -- Project 2.
 * This header file contains UART funtion prototypes. Functionalities include
 * configuring, transmitting and receiving data, and handling interrupts for the
 * UART on the FRDM-KL25Z board. The corresponding function definitions are
  contained in the file "uart.c".
   @author Kyle Harlow
  @author Shiril Tichkule
 * @date October 25, 2017
 */
#ifndef ___UART_H__
#define __UART_H__
/** This typedef defines a data type UART_status, to represent an enum
corresponding
 * to the status of the UART operation.
 * The status codes contained in the enum are:
 * UART_FAILED -- failure
 * UART_SUCCESS -- success
 */
typedef enum
  UART_FAILED = -1,
  UART_SUCCESS
}UART_status;
 * @brief function to configure UART
 * This function configures the UART on the FRDM-KL25Z according to settings
provided
 * in the writeup for project 2.
 * @param none
 * @return UART_status -- failed or success
void UART_configure(void);
 * @brief function to transmit single data byte through the UART
 * This function sends a single byte of data through the UART.
  This function blocks on trasmitting data.
 * @param pointer to data being transmitted
 * @return none
UART_status UART_send(uint8_t * data);
 * @brief function to transmit stream of data bytes through the UART
 * This function sends multiple bytes of data through the UART.
```

```
* This function blocks on trasmitting data.
 * @param pointer to data being transmitted, length
 * @return UART_status -- failed or success
UART_status UART_send_n(uint8_t * data, uint16_t length);
 * @brief function to receive single data byte through the UART
 * This function receives a single byte of data through the UART.
 * This function blocks until a character has been received.
 * @param pointer to data being received
 * @return UART_status -- failed or success
UART_status UART_receive(uint8_t * data);
 * @brief function to receive stream of data bytes through the UART
 * This function receives multiple bytes of data through the UART.
 * This function blocks until requisite number of characters have been received.
 * @param pointer to data being received, length
 * @return UART_status -- failed or success
UART_status UART_receive_n(uint8_t * data, uint16_t length);
 * @brief IRQ handler for the UART
 * This function handles transmit and receive interrupts for the UART.
 * It clears the interrupt flag (if set) for either transmit or receive interrupts.
 * @param none
 * @return none
void UARTO_IRQHandler(void);
#endif /* __UART_H__ */
                          ********
 * Copyright (C) 2017 by Alex Fosdick - University of Colorado
 * Redistribution, modification or use of this software in source or binary
 * forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
 * software. Alex Fosdick and the University of Colorado are not liable for any
 * misuse of this material.
 ******************************
 * @file project1.h
 * @brief This file is to be used to project 1.
 * @author Alex Fosdick
 * @date April 2, 2017
 */
```

```
#ifndef __PROJECT1_H__
#define ___PROJECT1_H_
#include <stdint.h>
#define DATA SET SIZE W (10)
#define MEM_SET_SIZE_B (32)
#define MEM_SET_SIZE_W (8)
#define MEM_ZERO_LENGTH (16)
#define TEST_MEMMOVE_LENGTH (16)
#define TEST_ERROR
                            (1)
#define TEST_NO_ERROR
                            (0)
#define TESTCOUNT
                            (8)
 * @brief function to run project1 materials
 * This function calls some various simple tests that you can run to test
 * your code for the project 1. The contents of these functions
 * have been provided.
 * @return void
 */
void project1(void);
 * @brief function to run project1 data operations
 * This function calls the my_itoa and my_atoi functions to validate they
 * work as expected for hexadecimal numbers.
 * @return void
 */
int8_t test_data1();
 * @brief function to run project1 data operations
 * This function calls the my_itoa and my_atoi functions to validate they
 * work as expected for decimal numbers.
 * @return void
int8_t test_data2();
 * @brief function to test the non-overlapped memmove operation
 * This function calls the memmove routine with two sets of data that do not
 * over lap in anyway. This function should print that a move worked correctly
 * for a move from source to destination.
 * @return void
int8_t test_memmove1();
 * @brief function to test an overlapped Memmove operation Part 1
```

```
* This function calls the memmove routine with two sets of data that not
 * over lap. Overlap exists at the start of the destination and the end of the
 * source pointers. This function should print that a move worked correctly
 * for a move from source to destination regardless of overlap.
 * @return void
int8_t test_memmove2();
/**
 * @brief function to run project1 memmove overlapped test
 * This function calls the memmove routine with two sets of data that not
 * over lap. Overlap exists at the start of the source and the end of the
 * destination pointers. This function should print that a move worked correctly
 * for a move from source to destination regardless of overlap.
 * @return void
 */
int8_t test_memmove3();
 * @brief function to test the memcopy functionality
 * This function calls the my_memcopy functions to validate a copy works
 * correctly.
 * @return void
int8_t test_memcpy();
 * @brief function to test the memset and memzero functionality
 * This function calls the memset and memzero functions. This shoull zero out
 * the bytes from [] to []. This should set the bytes [] to [] with 0xFF.
 * @return void
int8_t test_memset();
 * @brief function to test the reverse functionality
 * This function calls the my_reverse function to see if a give set of ASCII
 * characters will properly reverse.
 * @return void
int8_t test_reverse();
#endif /* PROJECT1 H */
#include <stdint.h>
#include <stdlib.h>
#include "logger_queue.h"
#include "dma.h"
extern uint8_t rv_DMA_IRQ;
```

```
extern log_q * logger_queue;
extern log_t * log_ptr_1;
extern log_t * log_ptr_2;
extern prof_t * prof_ptr;
extern uint32_t start_count;
extern uint32_t end_count;
extern uint32_t count_diff;
#ifdef KL25Z
#define START_CRITICAL() (__disable_irq())
#define END_CRITICAL() (__enable_irq())
#endif /* KL25Z */
#ifdef BBB
#define START_CRITICAL() ()
#define END_CRITICAL() ()
#define __STATIC_INLINE
#define __INLINE
#endif /* BBB */
#ifdef HOST
#define START_CRITICAL() ()
#define END_CRITICAL() ()
#define __STATIC_INLINE
#define __INLINE
#endif /* HOST */
#ifdef KL25Z
     #define printf(const char * template, ...)(0)
/***************************
 * Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
 * Redistribution, modification or use of this software in source or binary
 * forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
 * software. Alex Fosdick and the University of Colorado are not liable for any
 * misuse of this material.
 /**
 * @file logger_queue.h
 * @brief This file is to be used with ECEN 5813 -- Project 3.
 * @author Kyle Harlow
 * @author Shiril Tichkule
 * @date December 05, 2017
 */
#ifndef LOGGER QUEUE H
#define __LOGGER_QUEUE_H__
#include "logger.h"
//#include "project3.h"
#include "core_cmOplus.h"
```

```
/** This typedef defines a data type logger_q, to represent a struct corresponding
to
 * the logger queue. The elements of the struct are:
* buf -- pointer to log_t data contained within the buffer
* head -- log_t pointer to the 'write' location
* tail -- log_t pointer to the 'read' location
* size -- int16_t type size of log queue
 * count -- int16_t type number of data elements in the buffer
typedef struct
 log_t * buf;
 log_t * head;
 log_t * tail;
 int16_t size;
 int16_t count;
}log_q;
/** This typedef defines a data type LQ_status, to represent an enum corresponding
 * to the state of the logger queue, after operations have been performed on it.
 * The status codes contained in the enum are:
 * LQ_NO_ERROR -- successful operation
 * LQ_FULL -- buffer full
 * LQ_EMPTY -- buffer empty
 * LQ_NULL_PTR -- null pointer argument
 * LQ_NO_LENGTH -- insufficient storage capacity
 * LQ_BUFFER_ALLOCATION_FAILURE -- failed memory allocation
 */
typedef enum
 LQ_NO_ERROR,
 LQ_FULL,
 LQ_EMPTY,
 LQ_NULL_PTR,
 LO NO LENGTH,
 LQ_BUFFER_ALLOCATION_FAILURE
}LQ_status;
 * @brief function to initialize logger_queue
 * This function takes in a ptr to a log queue, and a size_t length parameter,
  and initializes members of the log queue struct.
 * @param pointer to log queue, length
 * @return operation status of log queue
LQ_status LQ_init(log_q * log_queue, size_t length);
 * @brief function to destroy log queue
 * This function takes in a pointer to a log queue, and deallocates memory
 * assigned to the log queue struct.
 * @param pointer to log queue
 * @return operation status of log queue
 */
```

```
LQ_status LQ_destroy(log_q* log_queue);
 * @brief function to check if log queue is full
 * This function takes in a pointer to a log queue, and checks whether it
  is full.
 * @param pointer to log queue
 * @return operation status of log queue
  _STATIC_INLINE LQ_status LQ_is_full(log_q * log_queue) // function to check
whether circular buffer is full
  if(log_queue == NULL) // null pointer check
  {
    return LQ_NULL_PTR;
  if(log_queue->size == log_queue->count)
    return LQ_FULL;
  else
  {
    return LQ_NO_ERROR;
}
 * @brief function to check if log queue is empty
 * This function takes in a pointer to a log queue, and checks whether it
 * is empty.
 * @param pointer to log queue
 * @return operation status of log queue
 _STATIC_INLINE LQ_status LQ_is_empty(log_q * log_queue) // function to check
whether circular buffer is empty
  if(log_queue==NULL||log_queue->buf==NULL)    return LQ_NULL_PTR; // null pointer
check
  if(log_queue->count == 0) return LQ_EMPTY;
  else return LQ_NO_ERROR;
}
 * @brief function to add item to log queue
 * This function takes in a pointer to a log queue, a data element, and
  given enough space is available, adds it to the log queue.
 * @param pointer to log queue, ptr to data item (log struct) to be added
 * @return operation status of log queue
LQ_status LQ_buffer_add_item(log_q * log_queue, log_t * log_struct);
 * @brief function to remove item from log queue
```

```
This function takes in a pointer to a log queue, a data pointer, and
  given a non-empty buffer, removes the element corresponding to the 'read'
  pointer.
 * @param pointer to log queue, pointer to data (log struct) removed
 * @return operation status of log queue
LQ_status LQ_buffer_remove_item(log_q * log_queue, log_t * log_struct);
 * @brief function to peak into a log queue
 * This function takes in a pointer to a log queue, a desired buffer
  location, and a data pointer and fills the data pointer with the element
  at head-location in the buffer, without changing the buffer.
 * @param pointer to log queue, location in log queue, pointer to
 * data (log struct)
 * @return operation status of log queue
LQ_status LQ_peek(log_q * log_queue, int16_t location, log_t * log_struct);
/**
 * @brief function to block until empty
 * This function blocks until the current logger buffer is empty.
 * @param pointer to log queue
 * @return none
void LQ_flush (log_q * log_queue);
  @brief function to log a log item
 * This function logs a log item into the logger queue.
 * @param log pointer, logger queue pointer
  @return none
void log_item(log_t * log_ptr, log_q * log_queue);
#endif /* __LOGGER_QUEUE_H__ */
  Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
  Redistribution, modification or use of this software in source or binary
  forms is permitted as long as the files maintain this copyright. Users are
  permitted to modify this and use it to learn about the field of embedded
  software. Alex Fosdick and the University of Colorado are not liable for any
  misuse of this material.
 ******************************
/**
 * @file dma.h
  @brief This file is to be used with ECEN 5813 -- Project 3.
 * This header file contains function prototypes for the DMA initialization
```

```
* functions, and the DMA IRQ handler. Also defined is a typedef
 * enum to indicate the status of the DMA operation. Prototypes and definitions of
 * functions making use of the DMA for data transfer are included in the memory.h,
 * memory.c files, respectively. The corresponding function definitions are
contained
 * in the file "dma.c".
 * @author Kyle Harlow
 * @author Shiril Tichkule
 * @date November 20, 2017
 */
#include <stddef.h>
#ifndef ___DMA_H__
#define ___DMA_H__
/** This typedef defines a data type DMA_status, to represent an enum corresponding
* to the status of the DMA operation.
 * The status codes contained in the enum are:
 * DMA_FAILED -- failure
 * DMA_SUCCESS -- success
 */
typedef enum
 DMA_FAILED = -1,
 DMA_SUCCESS
}DMA_status;
 * @brief function to configure DMA for memmove
 * This function configures the DMA for memmove functionality
 * on the FRDM-KL25Z according to settings provided in the writeup for project 3.
 * @param source pointer, destination pointer, no. of bytes to be transferred,
transfer size in bytes
 * @return DMA_status -- failed or success
DMA_status DMA_configure_memmove(uint8_t* src, uint8_t* dst, size_t length, uint8_t
transfer_size);
 * @brief function to configure DMA for memzero
 * This function configures the DMA for memzero functionality
 * on the FRDM-KL25Z according to settings provided in the writeup for project 3.
 * @param source pointer, no. of locations to be zeroed, transfer size in bytes
 * @return DMA_status -- failed or success
DMA_status DMA_configure_memzero(uint8_t* src_zero, uint8_t* dst, size_t length,
uint8_t transfer_size);
/**
```

```
* @brief IRQ handler for the UART
* This function handles transmit and receive interrupts for the UART.
 * It clears the interrupt flag (if set) for either transmit or receive interrupts.
* @param none
* @return none
void DMA0_IRQHandler(void);
#endif /* ___DMA_H__ */
/****************************
 * Copyright (C) 2017 by Kyle Harlow and Shiril Tichkule - University of Colorado
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
 * permitted to modify this and use it to learn about the field of embedded
 * software. The authors and the University of Colorado are not liable for any
 * misuse of this material.
      ************************
 * @file nrf24.h
 * @brief Nordic NRF24 definitions for ECEN 5813 -- Project 3.
* This header file contains register and bit definitions, and instruction
mnemonics for
* the Nordic NRF24 module.
* @author Kyle Harlow
 * @author Shiril Tichkule
 * @date December 05, 2017
 */
#ifndef NRF24_H_
#define NRF24_H_
/* Register Definitions */
#define CONFIG
                   0 \times 00
#define EN AA
                   0x01
#define EN_RXADDR
                   0x02
#define SETUP_AW
                   0x03
#define SETUP_RETR
#define RF_CH
                   0 \times 05
#define RF_SETUP
                   0x06
#define STATUS
                   0x07
#define OBSERVE_TX
                   0x08
#define CD
                   0x09
#define RX_ADDR_P0
                   0x0A
#define RX ADDR P1
                   0x0B
#define RX_ADDR_P2
                   0x0C
#define RX_ADDR_P3
                   0x0D
#define RX_ADDR_P4
                   0x0E
#define RX_ADDR_P5
                   0x0F
#define TX_ADDR
                   0x10
#define RX_PW_P0
                   0x11
```

```
#define RX_PW_P1
                    0x12
#define RX_PW_P2
                    0x13
#define RX_PW_P3
                    0x14
#define RX_PW_P4
                    0x15
#define RX_PW_P5
                    0x16
#define FIFO STATUS 0x17
#define DYNPD
                     0x1C
#define FEATURE
                     0x1D
/* Bit Mnemonics */
#define MASK_RX_DR 6
#define MASK_TX_DS
#define MASK_MAX_RT 4
#define EN_CRC
                    3
                    2
#define CRCO
#define PWR_UP
                    1
#define PRIM_RX
                    0
#define ERX_P5
                    5
#define ERX_P4
                    4
#define ERX P3
                    3
#define ERX_P2
                    2
#define ERX_P1
                    1
#define ERX_P0
                    0
#define AW
                    0
#define ARD
                    4
#define ARC
                    0
#define RF_CH_MASK
                    0x7F
#define PLL_LOCK
                    4
                    3
#define RF_DR
#define RF_PWR
                    1
#define LNA_HCURR
                    0
                    6
#define RX_DR
#define TX_DS
                    5
#define MAX_RT
                    4
#define RX_P_NO
                    1
#define TX_FULL
#define TX_REUSE
                    6
#define TX_FIFO_FULL 5
#define TX_EMPTY
                    4
#define RX_FULL
                    1
#define RX_EMPTY
                    0
/* Instruction Mnemonics */
#define R_REGISTER
                      0x00
#define W_REGISTER
                      0x20
#define REGISTER_MASK 0x1F
#define ACTIVATE
                      0x50
#define R_RX_PL_WID
                      0x60
#define R_RX_PAYLOAD
                      0x61
#define W_TX_PAYLOAD
                      0xA0
#define W_ACK_PAYLOAD 0xA8
#define FLUSH_TX
                      0xE1
#define FLUSH_RX
                      0xE2
#define REUSE_TX_PL
                      0xE3
#define NOP
                      0xFF
#endif /*NRF24_H_*/
                           **************************
 * @file
```

core_cm0plus.h

```
CMSIS Cortex-MO+ Core Peripheral Access Layer Header File
 * @version V4.10
 * @date
           18. March 2015
 * @note
 /* Copyright (c) 2009 - 2015 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are met:
  - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
  - Redistributions in binary form must reproduce the above copyright
    notice, this list of conditions and the following disclaimer in the
    documentation and/or other materials provided with the distribution.
  - Neither the name of ARM nor the names of its contributors may be used
    to endorse or promote products derived from this software without
    specific prior written permission.
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  POSSIBILITY OF SUCH DAMAGE.
  -----*/
#endif
#ifndef __CORE_CMOPLUS_H_GENERIC
#define __CORE_CMOPLUS_H_GENERIC
#ifdef __cplusplus
extern "C" {
#endif
/** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
 CMSIS violates the following MISRA-C:2004 rules:
  \li Required Rule 8.5, object/function definition in header file.<br/>
    Function definitions in header files are used to allow 'inlining'.
  \li Required Rule 18.4, declaration of union type or object of union type:
'{...}'.<br>
    Unions are used for effective representation of core registers.
  \li Advisory Rule 19.7, Function-like macro defined.<br>
    Function-like macros are used to allow more efficient code.
```

```
CMSIS definitions
 *******************************
/** \ingroup Cortex-MO+
 @{
/* CMSIS CMOP definitions */
#define __CMOPLUS_CMSIS_VERSION_MAIN (0x04)
                                                                  /*!<
[31:16] CMSIS HAL main version */
#define ___CMOPLUS_CMSIS_VERSION_SUB
                                (0x00)
                                                                  /*!<
[15:0] CMSIS HAL sub version
                                ((__CMOPLUS_CMSIS_VERSION_MAIN << 16) | \
#define ___CMOPLUS_CMSIS_VERSION
                                 __CMOPLUS_CMSIS_VERSION_SUB)
CMSIS HAL version number
#define ___CORTEX_M
                             (0x00)
                                                                  /*!<
Cortex-M Core
#if defined ( \_\_CC\_ARM )
 #define ___ASM
                        __asm
                                                             /*!< asm
keyword for ARM Compiler
 #define __INLINE
                         _inline
                                                              /*!< inline
keyword for ARM Compiler
 #define __STATIC_INLINE static __inline
#elif defined ( \_\_GNUC\_\_ )
 #define __ASM
                                                             /*!< asm
                        __asm
keyword for GNU Compiler
 #define __INLINE
                       inline
                                                              /*!< inline
keyword for GNU Compiler
 #define __STATIC_INLINE static inline
#elif defined ( __ICCARM__ )
                                                              /*!< asm
 #define ___ASM
                       __asm
keyword for IAR Compiler
 #define ___INLINE
                       inline
                                                              /*!< inline
keyword for IAR Compiler. Only available in High optimization mode! */
 #define __STATIC_INLINE static inline
#elif defined ( __TMS470___ )
 #define __ASM __asm
                                                              /*!< asm
keyword for TI CCS Compiler */
 #define __STATIC_INLINE static inline
#elif defined ( __TASKING__ )
 #define __ASM __asm
                                                              /*!< asm
keyword for TASKING Compiler
 #define ___INLINE
                                                              /*!< inline
                       inline
keyword for TASKING Compiler */
 #define __STATIC_INLINE static inline
#elif defined ( __CSMC__ )
 #define __packed
                                                             /*!< asm
 #define ___ASM
keyword for COSMIC Compiler */
```

```
#define __INLINE
                          inline
                                                                    /*use -pc99 on
compile line !< inline keyword for COSMIC Compiler */</pre>
  #define __STATIC_INLINE static inline
#endif
/** __FPU_USED indicates whether an FPU is used or not.
    This core does not support an FPU at all
#define ___FPU_USED
#if defined ( __CC_ARM )
  #if defined ___TARGET_FPU_VFP
   #warning "Compiler generates FPU instructions for a device without an FPU
(check ___FPU_PRESENT)"
 #endif
#elif defined ( __GNUC___ )
  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
    #warning "Compiler generates FPU instructions for a device without an FPU
(check ___FPU_PRESENT)"
  #endif
#elif defined ( \_ICCARM\_ )
  #if defined ___ARMVFP__
   #warning "Compiler generates FPU instructions for a device without an FPU
(check ___FPU_PRESENT)"
  #endif
#elif defined ( \__{TMS470}_{\_} )
  #if defined __TI__VFP_SUPPORT_
    #warning "Compiler generates FPU instructions for a device without an FPU
(check FPU PRESENT)"
  #endif
#elif defined ( \_TASKING\_ )
  #if defined __FPU_VFP__
   #error "Compiler generates FPU instructions for a device without an FPU (check
 _FPU_PRESENT)"
  #endif
// FPU present for parser
  #if ( __CSMC__ & 0x400)
   #error "Compiler generates FPU instructions for a device without an FPU (check
___FPU_PRESENT)"
 #endif
#endif
#include <stdint.h>
                                       /* standard types definitions
#include <core_cmInstr.h>
                                       /* Core Instruction Access
#include <core cmFunc.h>
                                       /* Core Function Access
#ifdef __cplusplus
#endif
```

```
#endif /* __CORE_CMOPLUS_H_GENERIC */
#ifndef ___CMSIS_GENERIC
#ifndef ___CORE_CMOPLUS_H_DEPENDANT
#define CORE CMOPLUS H DEPENDANT
#ifdef __cplusplus
extern "C" {
#endif
/* check device defines and use defaults */
#if defined ___CHECK_DEVICE_DEFINES
 #ifndef ___CM0PLUS_REV
    #define ___CM0PLUS_REV
                                      0x0000
    #warning "__CM0PLUS_REV not defined in device header file; using default!"
  #ifndef __MPU_PRESENT
   #define MPU PRESENT
    #warning "__MPU_PRESENT not defined in device header file; using default!"
 #endif
 #ifndef ___VTOR_PRESENT
    #define ___VTOR_PRESENT
                                      Θ
    #warning "__VTOR_PRESENT not defined in device header file; using default!"
  #endif
 #ifndef __NVIC_PRIO_BITS
    #define __NVIC_PRIO_BITS
                                      2
    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
  #endif
  #ifndef ___Vendor_SysTickConfig
    #define ___Vendor_SysTickConfig
                                     0
   #warning "__Vendor_SysTickConfig not defined in device header file; using
default!"
 #endif
#endif
/* IO definitions (access restrictions to peripheral registers) */
    \defgroup CMSIS_glob_defs CMSIS Global Defines
    <strong>IO Type Qualifiers</strong> are used
    \li to specify the access to peripheral variables.
    \li for automatic generation of peripheral register debug information.
#ifdef __cplusplus
 #define ___I
                    volatile
                                        /*!< Defines 'read only' permissions
#else
 #define
            I
                    volatile const
                                        /*!< Defines 'read only' permissions
#endif
#define
            ___0
                    volatile
                                         /*!< Defines 'write only' permissions</pre>
#define
           __IO
                    volatile
                                         /*!< Defines 'read / write' permissions</pre>
*/
```

```
Register Abstraction
 Core Register contain:
 - Core Register
  - Core NVIC Register
  - Core SCB Register
 - Core SysTick Register
  - Core MPU Register
 /** \defgroup CMSIS_core_register Defines and Type Definitions
   \brief Type definitions and defines for Cortex-M processor based devices.
/** \ingroup
              CMSIS_core_register
   \defgroup CMSIS_CORE Status and Control Registers
   \brief Core Register type definitions.
 @{
/** \brief Union type to access the Application Program Status Register (APSR).
 */
typedef union
 struct
  {
                                   /*!< bit: 0..27 Reserved
   uint32_t _reserved0:28;
   uint32_t V:1;
                                    /*!< bit:
                                                 28 Overflow condition code
         */
flag
   uint32_t C:1;
                                    /*!< bit:
                                                 29 Carry condition code
flag
   uint32_t Z:1;
                                    /*!< bit:
                                                 30 Zero condition code flag
   uint32_t N:1;
                                    /*!< bit:
                                                 31 Negative condition code
flag
                                    /*!< Structure used for bit access
 } b;
                                    /*!< Type
                                                  used for word access
 uint32_t w;
} APSR_Type;
/* APSR Register Definitions */
#define APSR_N_Pos
                                      31
/*!< APSR: N Position */
#define APSR N Msk
                                      (1UL << APSR_N_Pos)
/*!< APSR: N Mask */
#define APSR Z Pos
                                      30
/*!< APSR: Z Position */
#define APSR_Z_Msk
                                      (1UL << APSR_Z_Pos)
/*!< APSR: Z Mask */
#define APSR_C_Pos
                                      29
/*!< APSR: C Position */</pre>
```

```
#define APSR_C_Msk
                                           (1UL << APSR_C_Pos)
/*!< APSR: C Mask */
#define APSR_V_Pos
                                           28
/*!< APSR: V Position */</pre>
#define APSR V Msk
                                           (1UL << APSR V Pos)
/*!< APSR: V Mask */
/** \brief Union type to access the Interrupt Program Status Register (IPSR).
 */
typedef union
  struct
   uint32_t ISR:9;
                                         /*!< bit: 0.. 8 Exception number
   uint32_t _reserved0:23;
                                        /*!< bit: 9..31 Reserved
*/
                                         /*!< Structure used for bit access
  } b;
                                         /*!< Type
                                                        used for word access
 uint32_t w;
} IPSR_Type;
/* IPSR Register Definitions */
#define IPSR_ISR_Pos
                                            0
/*!< IPSR: ISR Position */</pre>
                                           (0x1FFUL /*<< IPSR_ISR_Pos*/)
#define IPSR_ISR_Msk
/*!< IPSR: ISR Mask */
/** \brief Union type to access the Special-Purpose Program Status Registers
(xPSR).
 */
typedef union
  struct
  {
    uint32_t ISR:9;
                                        /*!< bit: 0.. 8 Exception number
    uint32_t _reserved0:15;
                                         /*!< bit: 9..23 Reserved
*/
                                                          Thumb bit
    uint32_t T:1;
                                         /*!< bit:
                                                       24
                                                                            (read
           */
0)
                                         /*!< bit: 25..27 Reserved
    uint32_t _reserved1:3;
    uint32_t V:1;
                                         /*!< bit:
                                                       28 Overflow condition code
           */
flag
    uint32_t C:1;
                                         /*!< bit:
                                                       29 Carry condition code
flag
    uint32_t Z:1;
                                         /*!< bit:
                                                       30 Zero condition code flag
   uint32_t N:1;
                                         /*!< bit:
                                                       31 Negative condition code
           */
flag
 } b;
                                         /*!< Structure used for bit access
 uint32_t w;
                                         /*!< Type
                                                        used for word access
```

```
} xPSR_Type;
/* xPSR Register Definitions */
#define xPSR_N_Pos
                                            31
/*!< xPSR: N Position */</pre>
#define xPSR N Msk
                                            (1UL << xPSR_N_Pos)
/*!< xPSR: N Mask */
#define xPSR_Z_Pos
                                            30
/*!< xPSR: Z Position */
#define xPSR_Z_Msk
                                            (1UL << xPSR_Z_Pos)
/*!< xPSR: Z Mask */
#define xPSR_C_Pos
                                            29
/*!< xPSR: C Position */</pre>
#define xPSR_C_Msk
                                            (1UL << xPSR_C_Pos)
/*!< xPSR: C Mask */
#define xPSR_V_Pos
                                            28
/*!< xPSR: V Position */
#define xPSR_V_Msk
                                            (1UL << xPSR_V_Pos)
/*!< xPSR: V Mask */
#define xPSR_T_Pos
                                            24
/*!< xPSR: T Position */
#define xPSR_T_Msk
                                            (1UL << xPSR_T_Pos)
/*!< xPSR: T Mask */
#define xPSR_ISR_Pos
                                             0
/*!< xPSR: ISR Position */</pre>
#define xPSR_ISR_Msk
                                            (0x1FFUL /*<< xPSR_ISR_Pos*/)
/*!< xPSR: ISR Mask */
/** \brief Union type to access the Control Registers (CONTROL).
*/
typedef union
  struct
    uint32_t nPRIV:1;
                                          /*!< bit:
                                                        0 Execution privilege in
Thread mode */
    uint32_t SPSEL:1;
                                          /*!< bit:
                                                         1 Stack to be used
    uint32_t _reserved1:30;
                                          /*!< bit: 2..31 Reserved
*/
  } b;
                                          /*!< Structure used for bit access
 uint32_t w;
                                          /*!< Type
                                                         used for word access
} CONTROL_Type;
/* CONTROL Register Definitions */
#define CONTROL_SPSEL_Pos
                                             1
/*!< CONTROL: SPSEL Position */
#define CONTROL_SPSEL_Msk
                                            (1UL << CONTROL_SPSEL_Pos)
/*!< CONTROL: SPSEL Mask */
#define CONTROL_nPRIV_Pos
                                             0
```

```
/*!< CONTROL: nPRIV Position */</pre>
#define CONTROL_nPRIV_Msk
                                           (1UL /*<< CONTROL_nPRIV_Pos*/)
/*!< CONTROL: nPRIV Mask */
/*@} end of group CMSIS_CORE */
/** \ingroup
               CMSIS_core_register
               CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
    \defgroup
   \brief
               Type definitions for the NVIC Registers
 @{
/** \brief Structure type to access the Nested Vectored Interrupt Controller
(NVIC).
typedef struct
                                        /*!< Offset: 0x000 (R/W)
   Interrupt Set
Enable Register
      uint32_t RESERVED0[31];
   _IO uint32_t ICER[1];
                                        /*!< Offset: 0x080 (R/W)
                                                                   Interrupt Clear
Enable Register
      uint32_t RSERVED1[31];
  _IO uint32_t ISPR[1];
                                        /*!< Offset: 0x100 (R/W)
                                                                   Interrupt Set
Pending Register
      uint32_t RESERVED2[31];
   _IO uint32_t ICPR[1];
                                        /*!< Offset: 0x180 (R/W)
                                                                   Interrupt Clear
Pending Register
      uint32_t RESERVED3[31];
      uint32_t RESERVED4[64];
                                        /*!< Offset: 0x300 (R/W) Interrupt
  _IO uint32_t IP[8];
Priority Register
} NVIC_Type;
/*@} end of group CMSIS NVIC */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_SCB System Control Block (SCB)
    \brief
               Type definitions for the System Control Block Registers
 @{
 */
/** \brief Structure type to access the System Control Block (SCB).
*/
typedef struct
                                        /*!< Offset: 0x000 (R/ ) CPUID Base
  __I uint32_t CPUID;
Register
  __IO uint32_t ICSR;
                                         /*!< Offset: 0x004 (R/W)
                                                                   Interrupt
Control and State Register
#if (__VTOR_PRESENT == 1)
   _IO uint32_t VTOR;
                                        /*!< Offset: 0x008 (R/W) Vector Table
Offset Register
                                         * /
#else
      uint32_t RESERVED0;
#endif
 __IO uint32_t AIRCR;
                                       /*!< Offset: 0x00C (R/W) Application
```

```
Interrupt and Reset Control Register
                                          /*!< Offset: 0x010 (R/W) System Control</pre>
  Register
                                                                     Configuration
  __IO uint32_t CCR;
                                          /*!< Offset: 0x014 (R/W)
Control Register
       uint32 t RESERVED1;
    _IO uint32_t SHP[2];
                                          /*!< Offset: 0x01C (R/W)
                                                                     System Handlers
Priority Registers. [0] is RESERVED
  __IO uint32_t SHCSR;
                                          /*!< Offset: 0x024 (R/W)
                                                                     System Handler
Control and State Register
} SCB_Type;
/* SCB CPUID Register Definitions */
#define SCB_CPUID_IMPLEMENTER_Pos
                                            24
/*!< SCB CPUID: IMPLEMENTER Position */</pre>
#define SCB_CPUID_IMPLEMENTER_Msk
                                            (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)
/*!< SCB CPUID: IMPLEMENTER Mask */
#define SCB_CPUID_VARIANT_Pos
                                            20
/*! < SCB CPUID: VARIANT Position */
#define SCB_CPUID_VARIANT_Msk
                                            (0xFUL << SCB_CPUID_VARIANT_Pos)
/*! < SCB CPUID: VARIANT Mask */
#define SCB_CPUID_ARCHITECTURE_Pos
                                            16
/*!< SCB CPUID: ARCHITECTURE Position */</pre>
#define SCB_CPUID_ARCHITECTURE_Msk
                                            (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)
/*! < SCB CPUID: ARCHITECTURE Mask */
#define SCB_CPUID_PARTNO_Pos
                                             4
/*! < SCB CPUID: PARTNO Position */
#define SCB_CPUID_PARTNO_Msk
                                            (0xFFFUL << SCB_CPUID_PARTNO_Pos)
/*! < SCB CPUID: PARTNO Mask */
#define SCB_CPUID_REVISION_Pos
/*! < SCB CPUID: REVISION Position */
#define SCB CPUID REVISION Msk
                                            (0xFUL /*<< SCB CPUID REVISION Pos*/)
/*!< SCB CPUID: REVISION Mask */
/* SCB Interrupt Control State Register Definitions */
#define SCB_ICSR_NMIPENDSET_Pos
/*!< SCB ICSR: NMIPENDSET Position */</pre>
#define SCB_ICSR_NMIPENDSET_Msk
                                            (1UL << SCB_ICSR_NMIPENDSET_Pos)
/*!< SCB ICSR: NMIPENDSET Mask */
#define SCB_ICSR_PENDSVSET_Pos
                                            28
/*!< SCB ICSR: PENDSVSET Position */</pre>
#define SCB_ICSR_PENDSVSET_Msk
                                            (1UL << SCB_ICSR_PENDSVSET_Pos)
/*! < SCB ICSR: PENDSVSET Mask */
#define SCB ICSR PENDSVCLR Pos
                                            27
/*! < SCB ICSR: PENDSVCLR Position */
#define SCB_ICSR_PENDSVCLR_Msk
                                            (1UL << SCB_ICSR_PENDSVCLR_Pos)
/*! < SCB ICSR: PENDSVCLR Mask */
#define SCB_ICSR_PENDSTSET_Pos
                                            26
/*! < SCB ICSR: PENDSTSET Position */
#define SCB ICSR PENDSTSET Msk
                                            (1UL << SCB_ICSR_PENDSTSET_Pos)</pre>
/*! < SCB ICSR: PENDSTSET Mask */
```

```
#define SCB_ICSR_PENDSTCLR_Pos
                                             25
/*!< SCB ICSR: PENDSTCLR Position */</pre>
#define SCB ICSR PENDSTCLR Msk
                                             (1UL << SCB_ICSR_PENDSTCLR_Pos)
/*! < SCB ICSR: PENDSTCLR Mask */
#define SCB ICSR ISRPREEMPT Pos
                                             23
/*!< SCB ICSR: ISRPREEMPT Position */</pre>
#define SCB_ICSR_ISRPREEMPT_Msk
                                             (1UL << SCB_ICSR_ISRPREEMPT_Pos)
/*!< SCB ICSR: ISRPREEMPT Mask */
#define SCB_ICSR_ISRPENDING_Pos
                                             22
/*!< SCB ICSR: ISRPENDING Position */</pre>
#define SCB ICSR ISRPENDING Msk
                                             (1UL << SCB_ICSR_ISRPENDING_Pos)</pre>
/*! < SCB ICSR: ISRPENDING Mask */
#define SCB_ICSR_VECTPENDING_Pos
                                             12
/*!< SCB ICSR: VECTPENDING Position */</pre>
#define SCB_ICSR_VECTPENDING_Msk
                                             (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)
/*! < SCB ICSR: VECTPENDING Mask */
#define SCB ICSR VECTACTIVE Pos
                                              0
/*!< SCB ICSR: VECTACTIVE Position */</pre>
#define SCB ICSR VECTACTIVE Msk
                                             (0x1FFUL /*<< SCB ICSR VECTACTIVE Pos*/)
/*!< SCB ICSR: VECTACTIVE Mask */
#if (__VTOR_PRESENT == 1)
/* SCB Interrupt Control State Register Definitions */
#define SCB_VTOR_TBLOFF_Pos
/*!< SCB VTOR: TBLOFF Position */</pre>
#define SCB VTOR TBLOFF Msk
                                             (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)
/*!< SCB VTOR: TBLOFF Mask */
#endif
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB AIRCR VECTKEY Pos
/*!< SCB AIRCR: VECTKEY Position */</pre>
#define SCB AIRCR VECTKEY Msk
                                             (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)
/*!< SCB AIRCR: VECTKEY Mask */
#define SCB_AIRCR_VECTKEYSTAT_Pos
                                             16
/*!< SCB AIRCR: VECTKEYSTAT Position */</pre>
#define SCB_AIRCR_VECTKEYSTAT_Msk
                                             (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)
/*! < SCB AIRCR: VECTKEYSTAT Mask */
#define SCB_AIRCR_ENDIANESS_Pos
                                             15
/*!< SCB AIRCR: ENDIANESS Position */</pre>
#define SCB_AIRCR_ENDIANESS_Msk
                                             (1UL << SCB_AIRCR_ENDIANESS_Pos)
/*! < SCB AIRCR: ENDIANESS Mask */
#define SCB AIRCR SYSRESETREO Pos
                                              2
/*!< SCB AIRCR: SYSRESETREQ Position */</pre>
#define SCB_AIRCR_SYSRESETREQ_Msk
                                             (1UL << SCB_AIRCR_SYSRESETREQ_Pos)
/*!< SCB AIRCR: SYSRESETREQ Mask */
#define SCB_AIRCR_VECTCLRACTIVE_Pos
                                              1
/*!< SCB AIRCR: VECTCLRACTIVE Position */
#define SCB AIRCR VECTCLRACTIVE Msk
                                             (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)
/*!< SCB AIRCR: VECTCLRACTIVE Mask */
```

```
/* SCB System Control Register Definitions */
#define SCB_SCR_SEVONPEND_Pos
/*!< SCB SCR: SEVONPEND Position */</pre>
#define SCB_SCR_SEVONPEND_Msk
                                            (1UL << SCB_SCR_SEVONPEND_Pos)
/*! < SCB SCR: SEVONPEND Mask */
#define SCB_SCR_SLEEPDEEP_Pos
/*! < SCB SCR: SLEEPDEEP Position */
#define SCB_SCR_SLEEPDEEP_Msk
                                            (1UL << SCB_SCR_SLEEPDEEP_Pos)
/*! < SCB SCR: SLEEPDEEP Mask */
#define SCB_SCR_SLEEPONEXIT_Pos
                                             1
/*!< SCB SCR: SLEEPONEXIT Position */</pre>
#define SCB_SCR_SLEEPONEXIT_Msk
                                            (1UL << SCB_SCR_SLEEPONEXIT_Pos)
/*! < SCB SCR: SLEEPONEXIT Mask */
/* SCB Configuration Control Register Definitions */
#define SCB_CCR_STKALIGN_Pos
/*!< SCB CCR: STKALIGN Position */</pre>
#define SCB CCR STKALIGN Msk
                                            (1UL << SCB_CCR_STKALIGN_Pos)
/*! < SCB CCR: STKALIGN Mask */
#define SCB CCR UNALIGN TRP Pos
/*!< SCB CCR: UNALIGN_TRP Position */</pre>
#define SCB_CCR_UNALIGN_TRP_Msk
                                            (1UL << SCB_CCR_UNALIGN_TRP_Pos)
/*!< SCB CCR: UNALIGN_TRP Mask */
/* SCB System Handler Control and State Register Definitions */
#define SCB_SHCSR_SVCALLPENDED_Pos
                                            15
/*!< SCB SHCSR: SVCALLPENDED Position */</pre>
#define SCB_SHCSR_SVCALLPENDED_Msk
                                            (1UL << SCB_SHCSR_SVCALLPENDED_Pos)
/*! < SCB SHCSR: SVCALLPENDED Mask */
/*@} end of group CMSIS_SCB */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_SysTick
                                 System Tick Timer (SysTick)
    \brief
                Type definitions for the System Timer Registers.
 @{
 */
/** \brief Structure type to access the System Timer (SysTick).
*/
typedef struct
    _IO uint32_t CTRL;
                                          /*!< Offset: 0x000 (R/W) SysTick Control
and Status Register */
  __IO uint32_t LOAD;
                                          /*!< Offset: 0x004 (R/W)
                                                                     SysTick Reload
Value Register
   _IO uint32_t VAL;
                                          /*!< Offset: 0x008 (R/W)
                                                                     SysTick Current
Value Register
   _I uint32_t CALIB;
                                          /*!< Offset: 0x00C (R/ ) SysTick
Calibration Register
} SysTick_Type;
/* SysTick Control / Status Register Definitions */
#define SysTick_CTRL_COUNTFLAG_Pos
/*!< SysTick CTRL: COUNTFLAG Position */</pre>
```

```
#define SysTick_CTRL_COUNTFLAG_Msk
                                            (1UL << SysTick_CTRL_COUNTFLAG_Pos)
/*!< SysTick CTRL: COUNTFLAG Mask */
#define SysTick_CTRL_CLKSOURCE_Pos
                                             2
/*!< SysTick CTRL: CLKSOURCE Position */</pre>
#define SysTick_CTRL_CLKSOURCE_Msk
                                             (1UL << SysTick_CTRL_CLKSOURCE_Pos)
/*!< SysTick CTRL: CLKSOURCE Mask */</pre>
#define SysTick_CTRL_TICKINT_Pos
                                             1
/*!< SysTick CTRL: TICKINT Position */</pre>
#define SysTick_CTRL_TICKINT_Msk
                                             (1UL << SysTick_CTRL_TICKINT_Pos)
/*!< SysTick CTRL: TICKINT Mask */
#define SysTick_CTRL_ENABLE_Pos
                                             0
/*!< SysTick CTRL: ENABLE Position */</pre>
#define SysTick_CTRL_ENABLE_Msk
                                             (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)
/*!< SysTick CTRL: ENABLE Mask */
/* SysTick Reload Register Definitions */
#define SysTick LOAD RELOAD Pos
                                             0
/*!< SysTick LOAD: RELOAD Position */</pre>
                                             (0xFFFFFFUL /*<<
#define SysTick_LOAD_RELOAD_Msk
SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick_VAL_CURRENT_Pos
                                             0
/*!< SysTick VAL: CURRENT Position */</pre>
#define SysTick_VAL_CURRENT_Msk
                                             (0xFFFFFFUL /*<<
SysTick_VAL_CURRENT_Pos*/)
                              /*!< SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick_CALIB_NOREF_Pos
/*!< SysTick CALIB: NOREF Position */</pre>
#define SysTick_CALIB_NOREF_Msk
                                            (1UL << SysTick_CALIB_NOREF_Pos)
/*!< SysTick CALIB: NOREF Mask */
#define SysTick_CALIB_SKEW_Pos
                                            30
/*!< SysTick CALIB: SKEW Position */</pre>
#define SysTick_CALIB_SKEW_Msk
                                            (1UL << SysTick_CALIB_SKEW_Pos)
/*!< SysTick CALIB: SKEW Mask */
#define SysTick_CALIB_TENMS_Pos
                                             0
/*!< SysTick CALIB: TENMS Position */</pre>
#define SysTick_CALIB_TENMS_Msk
                                             (0xFFFFFFUL /*<<
SysTick_CALIB_TENMS_Pos*/)
                              /*!< SysTick CALIB: TENMS Mask */
/*@} end of group CMSIS_SysTick */
#if (__MPU_PRESENT == 1)
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_MPU
                             Memory Protection Unit (MPU)
    \brief
                Type definitions for the Memory Protection Unit (MPU)
 @{
 */
/** \brief Structure type to access the Memory Protection Unit (MPU).
typedef struct
```

```
/*! < Offset: 0x000 (R/ ) MPU Type
   _I uint32_t TYPE;
Register
   _IO uint32_t CTRL;
                                          /*!< Offset: 0x004 (R/W)
                                                                    MPU Control
Register
   /*!< Offset: 0x008 (R/W)
                                                                    MPU Region
                                    */
RNRber Register
                                         /*!< Offset: 0x00C (R/W)
  MPU Region Base
                               * /
Address Register
  __IO uint32_t RASR;
                                         /*!< Offset: 0x010 (R/W)
                                                                    MPU Region
Attribute and Size Register
} MPU_Type;
/* MPU Type Register */
#define MPU_TYPE_IREGION_Pos
                                           16
/*!< MPU TYPE: IREGION Position */</pre>
#define MPU_TYPE_IREGION_Msk
                                            (0xFFUL << MPU_TYPE_IREGION_Pos)
/*!< MPU TYPE: IREGION Mask */
#define MPU_TYPE_DREGION_Pos
                                            8
/*!< MPU TYPE: DREGION Position */
#define MPU_TYPE_DREGION_Msk
                                            (0xFFUL << MPU_TYPE_DREGION_Pos)
/*!< MPU TYPE: DREGION Mask */
#define MPU_TYPE_SEPARATE_Pos
                                            0
/*!< MPU TYPE: SEPARATE Position */</pre>
#define MPU_TYPE_SEPARATE_Msk
                                            (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)
/*! < MPU TYPE: SEPARATE Mask */
/* MPU Control Register */
#define MPU_CTRL_PRIVDEFENA_Pos
                                            2
/*!< MPU CTRL: PRIVDEFENA Position */</pre>
#define MPU_CTRL_PRIVDEFENA_Msk
                                            (1UL << MPU_CTRL_PRIVDEFENA_Pos)
/*!< MPU CTRL: PRIVDEFENA Mask */
#define MPU CTRL HFNMIENA Pos
                                            1
/*!< MPU CTRL: HFNMIENA Position */
#define MPU CTRL HFNMIENA Msk
                                            (1UL << MPU CTRL HFNMIENA Pos)
/*!< MPU CTRL: HFNMIENA Mask */
#define MPU_CTRL_ENABLE_Pos
                                            0
/*!< MPU CTRL: ENABLE Position */
#define MPU_CTRL_ENABLE_Msk
                                            (1UL /*<< MPU_CTRL_ENABLE_Pos*/)
/*! < MPU CTRL: ENABLE Mask */
/* MPU Region Number Register */
#define MPU_RNR_REGION_Pos
                                            0
/*! < MPU RNR: REGION Position */
#define MPU_RNR_REGION_Msk
                                            (0xFFUL /*<< MPU_RNR_REGION_Pos*/)
/*! < MPU RNR: REGION Mask */
/* MPU Region Base Address Register */
#define MPU_RBAR_ADDR_Pos
                                            8
/*!< MPU RBAR: ADDR Position */
#define MPU_RBAR_ADDR_Msk
                                            (0xfffffful << MPU_RBAR_ADDR_Pos)
/*!< MPU RBAR: ADDR Mask */
#define MPU_RBAR_VALID_Pos
                                            4
/*!< MPU RBAR: VALID Position */</pre>
#define MPU_RBAR_VALID_Msk
                                            (1UL << MPU_RBAR_VALID_Pos)
```

```
/*!< MPU RBAR: VALID Mask */
#define MPU RBAR REGION Pos
/*!< MPU RBAR: REGION Position */
#define MPU RBAR REGION Msk
                                             (0xFUL /*<< MPU_RBAR_REGION_Pos*/)
/*!< MPU RBAR: REGION Mask */
/* MPU Region Attribute and Size Register */
#define MPU_RASR_ATTRS_Pos
                                             16
/*!< MPU RASR: MPU Region Attribute field Position */</pre>
#define MPU_RASR_ATTRS_Msk
                                             (0xFFFFUL << MPU_RASR_ATTRS_Pos)
/*!< MPU RASR: MPU Region Attribute field Mask */</pre>
#define MPU_RASR_XN_Pos
                                             28
/*!< MPU RASR: ATTRS.XN Position */</pre>
#define MPU_RASR_XN_Msk
                                             (1UL << MPU_RASR_XN_Pos)
/*!< MPU RASR: ATTRS.XN Mask */
#define MPU_RASR_AP_Pos
                                             24
/*!< MPU RASR: ATTRS.AP Position */</pre>
#define MPU_RASR_AP_Msk
                                             (0x7UL << MPU_RASR_AP_Pos)
/*! < MPU RASR: ATTRS.AP Mask */
#define MPU_RASR_TEX_Pos
                                             19
/*! < MPU RASR: ATTRS.TEX Position */
#define MPU_RASR_TEX_Msk
                                             (0x7UL << MPU_RASR_TEX_Pos)
/*! < MPU RASR: ATTRS.TEX Mask */
#define MPU_RASR_S_Pos
                                             18
/*!< MPU RASR: ATTRS.S Position */
#define MPU_RASR_S_Msk
                                             (1UL << MPU_RASR_S_Pos)
/*! < MPU RASR: ATTRS.S Mask */
#define MPU RASR C Pos
                                             17
/*! < MPU RASR: ATTRS.C Position */
#define MPU RASR C Msk
                                             (1UL << MPU RASR C Pos)
/*!< MPU RASR: ATTRS.C Mask */
#define MPU_RASR_B_Pos
                                             16
/*!< MPU RASR: ATTRS.B Position */
#define MPU_RASR_B_Msk
                                             (1UL << MPU_RASR_B_Pos)
/*! < MPU RASR: ATTRS.B Mask */
#define MPU_RASR_SRD_Pos
                                              8
/*!< MPU RASR: Sub-Region Disable Position */
#define MPU_RASR_SRD_Msk
                                             (0xFFUL << MPU_RASR_SRD_Pos)
/*!< MPU RASR: Sub-Region Disable Mask */</pre>
#define MPU_RASR_SIZE_Pos
/*!< MPU RASR: Region Size Field Position */
#define MPU_RASR_SIZE_Msk
                                             (0x1FUL << MPU_RASR_SIZE_Pos)
/*!< MPU RASR: Region Size Field Mask */</pre>
#define MPU_RASR_ENABLE_Pos
                                              Θ
/*!< MPU RASR: Region enable bit Position */</pre>
#define MPU_RASR_ENABLE_Msk
                                             (1UL /*<< MPU_RASR_ENABLE_Pos*/)
/*!< MPU RASR: Region enable bit Disable Mask */
/*@} end of group CMSIS_MPU */
```

```
/** \ingroup CMSIS_core_register
                                 Core Debug Registers (CoreDebug)
   \defgroup CMSIS_CoreDebug
               Cortex-MO+ Core Debug Registers (DCB registers, SHCSR, and DFSR)
               are only accessible over DAP and not via processor. Therefore
               they are not covered by the Cortex-MO header file.
 @{
*/
/*@} end of group CMSIS_CoreDebug */
/** \ingroup
               CMSIS_core_register
               CMSIS_core_base
   \defgroup
                                 Core Definitions
   \brief
               Definitions for base addresses, unions, and structures.
 @{
 */
/* Memory mapping of Cortex-MO+ Hardware */
#define SCS BASE
                          (0xE000E000UL)
                                                                  /*!< System
Control Space Base Address */
#define SysTick_BASE
                          (SCS_BASE +
                                      0x0010UL)
                                                                  /*!< SysTick
Base Address
#define NVIC_BASE
                          (SCS_BASE +
                                      0x0100UL)
                                                                  /*!< NVIC
Base Address
#define SCB BASE
                          (SCS_BASE +
                                                                  /*!< System
                                      0x0D00UL)
Control Block Base Address */
#define SCB
                          ((SCB_Type
                                          *)
                                                 SCB BASE
                                                                 /*!< SCB
                                                              )
configuration struct
                             */
#define SysTick
                                          * )
                                                 SysTick_BASE )
                                                                 /*!< SysTick
                          ((SysTick_Type
configuration struct
                                          * )
                                                 NVIC_BASE
#define NVIC
                          ((NVIC_Type
                                                              )
                                                                  /*!< NVIC
configuration struct
                            */
#if (__MPU_PRESENT == 1)
 #define MPU_BASE
                          (SCS_BASE +
                                      0x0D90UL)
                                                                  /*!< Memory
Protection Unit
                          */
                          ((MPU_Type
 #define MPU
                                          * )
                                                 MPU BASE
                                                              )
                                                                /*!< Memory
Protection Unit
#endif
/*@} */
/*****************************
                Hardware Abstraction Layer
 Core Function Interface contains:
  - Core NVIC Functions
  - Core SysTick Functions
  - Core Register Access Functions
/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
```

```
NVIC functions
############ */
/** \ingroup CMSIS_Core_FunctionInterface
   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
   \brief
               Functions that manage interrupts and exceptions via the NVIC.
   @{
 */
                                                                              */
/* Interrupt Priorities are WORD accessible only under ARMv6M
/* The following MACROS handle generation of the register offset and byte masks */
#define _BIT_SHIFT(IRQn)
                                ( ((((uint32_t)(int32_t)(IRQn))
                                                                        )
0x03UL) * 8UL)
#define _SHP_IDX(IRQn)
                                ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>
2UL)
#define _IP_IDX(IRQn)
                                (
                                  (((uint32_t)(int32_t)(IRQn))
                                                                               >>
2UL)
         )
/** \brief Enable External Interrupt
   The function enables a device-specific interrupt in the NVIC interrupt
controller.
    \param [in]
                    IRQn External interrupt number. Value cannot be negative.
 STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 NVIC - SER[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}
/** \brief Disable External Interrupt
   The function disables a device-specific interrupt in the NVIC interrupt
controller.
                    IRQn External interrupt number. Value cannot be negative.
    \param [in]
 STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 NVIC - ICER[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}
/** \brief Get Pending Interrupt
   The function reads the pending register in the NVIC and returns the pending bit
   for the specified interrupt.
   \param [in]
                    IROn Interrupt number.
                          Interrupt status is not pending.
   \return
                       0
   \return
                          Interrupt status is pending.
  STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
 return((uint32_t)(((NVIC->ISPR[0] & (1UL << (((uint32_t)(int32_t)IRQn) &
0x1FUL))) != 0UL) ? 1UL : 0UL));
}
```

```
/** \brief Set Pending Interrupt
        The function sets the pending bit of an external interrupt.
        \param [in]
                                              IRQn Interrupt number. Value cannot be negative.
    NVIC - SPR[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
}
/** \brief Clear Pending Interrupt
        The function clears the pending bit of an external interrupt.
         \param [in]
                                              IRQn External interrupt number. Value cannot be negative.
    NVIC - ICPR[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
/** \brief Set Interrupt Priority
        The function sets the priority of an interrupt.
        \note The priority cannot be set for every core interrupt.
                                              IRQn
                                                          Interrupt number.
         \param [in]
        \param [in]
                                     priority Priority to set.
    _STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
    if((int32_t)(IRQn) < 0) {
        SCB->SHP[\_SHP\_IDX(IRQn)] = ((uint32\_t)(SCB->SHP[\_SHP\_IDX(IRQn)] & \sim (0xFFUL << 0xFFUL << 0xFFU
_BIT_SHIFT(IRQn))) |
               (((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) <</pre>
_BIT_SHIFT(IRQn)));
   else {
        _BIT_SHIFT(IRQn))) |
               (((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) <<
_BIT_SHIFT(IRQn)));
    }
}
/** \brief Get Interrupt Priority
        The function reads the priority of an interrupt. The interrupt
        number can be positive to specify an external (device specific)
        interrupt, or negative to specify an internal (core) interrupt.
```

```
\param [in]
                 IRQn Interrupt number.
                       Interrupt Priority. Value is aligned automatically to the
   \return
implemented
                      priority bits of the microcontroller.
 _STATIC_INLINE    uint32_t    NVIC_GetPriority(IRQn_Type IRQn)
  if((int32_t)(IRQn) < 0) {
   return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) &
(uint32_t)0xFFUL) >> (8 - __NVIC_PRIO_BITS)));
 else {
   return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) &
(uint32_t)0xFFUL) >> (8 - __NVIC_PRIO_BITS)));
 }
}
/** \brief System Reset
   The function initiates a system reset request to reset the MCU.
 _STATIC_INLINE void NVIC_SystemReset(void)
                                                            /* Ensure all
   DSB();
outstanding memory accesses included
                                                               buffered write
are completed before reset */
 SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                SCB_AIRCR_SYSRESETREQ_Msk);
                                                            /* Ensure completion
   DSB();
of memory access */
                                                            /* wait until reset
 while(1) { __NOP(); }
}
/*@} end of CMSIS_Core_NVICFunctions */
SysTick function
/** \ingroup CMSIS_Core_FunctionInterface
   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
               Functions that configure the System.
 @{
 */
#if (___Vendor_SysTickConfig == 0)
/** \brief System Tick Configuration
   The function initializes the System Timer and its interrupt, and starts the
System Tick Timer.
   Counter is in free running mode to generate periodic interrupts.
   \param [in] ticks Number of ticks between two interrupts.
```

```
\return
                                            O Function succeeded.
                                            1 Function failed.
         \return
                             When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
        \note
        function <b>SysTick_Config</b> is not included. In this case, the file
<b><i>device</i>.h</b>
        must contain a vendor-specific implementation of this function.
  */
   _STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
    if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) {return (1UL);} /* Reload value
impossible */
                                                                                                                                                /* set reload
    SysTick->LOAD = (uint32_t)(ticks - 1UL);
register */
    NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority
for Systick Interrupt */
                                                                                                                                                 /* Load the
    SysTick->VAL = 0UL;
SysTick Counter Value */
    SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                                        SysTick_CTRL_TICKINT_Msk
                                        SysTick_CTRL_ENABLE_Msk;
                                                                                                                                                 /* Enable
SysTick IRQ and SysTick Timer */
    return (OUL);
                                                                                                                                                 /* Function
successful */
}
#endif
/*@} end of CMSIS_Core_SysTickFunctions */
#ifdef __cplusplus
#endif
#endif /* __CORE_CMOPLUS_H_DEPENDANT */
#endif /* __CMSIS_GENERIC */
* @brief CMSTS Command to the contract of the 
                         CMSIS Cortex-M4 SIMD Header File
  * @version V3.30
  * @date
                         17. February 2014
     @note
  /* Copyright (c) 2009 - 2014 ARM LIMITED
      All rights reserved.
      Redistribution and use in source and binary forms, with or without
      modification, are permitted provided that the following conditions are met:
      - Redistributions of source code must retain the above copyright
          notice, this list of conditions and the following disclaimer.
      - Redistributions in binary form must reproduce the above copyright
```

notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

- Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE

POSSIBILITY OF SUCH DAMAGE. -----*/ #if defined (__ICCARM__)
#pragma system_include /* treat file as system include file for MISRA check */ #endif #ifndef ___CORE_CM4_SIMD_H #define __CORE_CM4_SIMD_H #ifdef __cplusplus extern "C" { #endif Hardware Abstraction Laver **************** */ /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics Access to dedicated SIMD instructions @{ */ #if defined (__CC_ARM) /*-----RealView Compiler ----*/ /* ARM armcc specific functions */ #define __SADD8 __sadd8 #define __QADD8 __qadd8 __shadd8 #define ___SHADD8 #define ___UADD8 __uadd8 #define __UQADD8 __uqadd8 __uhadd8 #define UHADD8 #define ___SSUB8 __ssub8 #define __QSUB8 __qsub8 #define ___SHSUB8 __shsub8 #define __USUB8 __usub8 #define __UQSUB8 __uqsub8

__uhsub8

#define __UHSUB8

```
#define __SADD16
                                              _sadd16
#define
          _QADD16
                                             _qadd16
#define _
          SHADD16
                                              shadd16
#define __UADD16
                                             _uadd16
#define ___UQADD16
                                            __uqadd16
#define UHADD16
                                             uhadd16
#define SSUB16
                                             __ssub16
#define __QSUB16
                                            __qsub16
#define _
          SHSUB16
                                              shsub16
#define _
         USUB16
                                             _usub16
#define __UQSUB16
                                              _uqsub16
#define __UHSUB16
                                             _uhsub16
#define SASX
                                             _sasx
#define __QASX
                                            __qasx
#define ___SHASX
                                             _shasx
#define __UASX
                                             _uasx
#define ___UQASX
                                            __uqasx
#define __UHASX
                                            __uhasx
#define SSAX
                                              ssax
#define OSAX
                                             _qsax
#define ___SHSAX
                                             _shsax
#define USAX
                                              _usax
#define ___UQSAX
                                             _uqsax
#define __UHSAX
                                              uhsax
#define __USAD8
                                             _usad8
#define __USADA8
                                             _usada8
#define SSAT16
                                            __ssat16
#define __USAT16
                                             _usat16
#define ___UXTB16
                                            __uxtb16
#define __UXTAB16
                                            __uxtab16
#define __SXTB16
                                            __sxtb16
#define __SXTAB16
                                              _sxtab16
#define ___SMUAD
                                              smuad
#define SMUADX
                                             __smuadx
#define SMLAD
                                              _smlad
#define ___SMLADX
                                              _smladx
#define ___SMLALD
                                              _smlald
#define ___SMLALDX
                                              _smlaldx
#define
          SMUSD
                                              smusd
#define SMUSDX
                                              smusdx
#define ___SMLSD
                                              _smlsd
#define ___SMLSDX
                                              _smlsdx
#define ___SMLSLD
                                              _smlsld
#define ___SMLSLDX
                                            __smlsldx
#define ___SEL
                                            __sel
#define ___QADD
                                            ___qadd
#define __QSUB
                                            ___qsub
#define ___PKHBT(ARG1,ARG2,ARG3)
                                           ( ((((uint32_t)(ARG1))
                                                                             ) &
0x0000FFFFUL) | \
                                             ((((uint32_t)(ARG2)) << (ARG3)) &
0xFFFF0000UL) )
#define __PKHTB(ARG1, ARG2, ARG3)
                                           ( ((((uint32_t)(ARG1))
                                                                             ) &
0xFFFF0000UL) | \
                                             ((((uint32_t)(ARG2)) >> (ARG3)) &
0x0000FFFFUL)
#define __SMMLA(ARG1, ARG2, ARG3)
                                           ((int32_t)(((int64_t)(ARG1) * (ARG2))
```

```
+ \
                                                ((int64_t)(ARG3) <<
32)
        ) >> 32))
#elif defined ( __GNUC__ ) /*----- GNU Compiler
/* GNU gcc specific functions */
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1,
uint32_t op2)
 uint32_t result;
  _ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 uint32_t op2)
 uint32_t result;
  _ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE uint32_t __SHADD8(uint32_t op1,
uint32_t op2)
 uint32_t result;
  _ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 uint32_t op2)
 uint32_t result;
   _ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) )    __STATIC_INLINE uint32_t    __UQADD8(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1,
uint32_t op2)
 uint32_t result;
 __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
```

```
return(result);
 _attribute__( ( always_inline ) )    __STATIC_INLINE    uint32_t    __SSUB8(uint32_t op1,
uint32_t op2)
  uint32_t result;
  __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) )    __STATIC_INLINE    uint32_t    __QSUB8(uint32_t op1,
uint32_t op2)
  uint32_t result;
   _ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1,
uint32_t op2)
  uint32_t result;
   _ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1,
uint32_t op2)
  uint32_t result;
   _ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE uint32_t __UQSUB8(uint32_t op1,
uint32_t op2)
  uint32_t result;
  __ASM volatile ("ugsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE uint32_t __UHSUB8(uint32_t op1,
uint32_t op2)
  uint32_t result;
  __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}
```

```
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1,
uint32_t op2)
 uint32_t result;
   ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE uint32_t __QADD16(uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1,
uint32 t op2)
  uint32_t result;
  __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 uint32_t op2)
 uint32_t result;
  _ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1,
uint32_t op2)
  uint32_t result;
```

```
ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE    uint32_t ___SHSUB16(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1,
uint32_t op2)
  uint32_t result;
  _ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE    uint32_t __UQSUB16(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 uint32_t op2)
 uint32_t result;
  _ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
}
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1,
```

```
uint32_t op2)
 uint32_t result;
  _ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1,
uint32_t op2)
 uint32_t result;
  _ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) )    __STATIC_INLINE    uint32_t    __UQASX(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("ugasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) )    __STATIC_INLINE    uint32_t    __UHASX(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 uint32_t op2)
 uint32_t result;
   _ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE    uint32_t __QSAX(uint32_t op1,
uint32_t op2)
 uint32_t result;
 __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
```

```
return(result);
 _attribute__( ( always_inline ) )    __STATIC_INLINE    uint32_t    __SHSAX(uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE    uint32_t __USAX(uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1,
uint32_t op2)
 uint32_t result;
  _ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 uint32_t op2)
 uint32_t result;
  __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1,
uint32_t op2, uint32_t op3)
 uint32_t result;
   _ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2),
"r" (op3) );
 return(result);
}
#define __SSAT16(ARG1, ARG2) \
```

```
uint32_t __RES, __ARG1 = (ARG1); \
   _ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \
   __RES; \
 })
#define __USAT16(ARG1, ARG2) \
  uint32_t \_RES, \_ARG1 = (ARG1); \
  __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \
   _RES; \
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
  uint32_t result;
  __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1,
uint32_t op2)
  uint32_t result;
   _ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
  _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
  uint32_t result;
   _ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1,
uint32_t op2)
  uint32_t result;
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD (uint32_t op1,
uint32_t op2)
  uint32_t result;
   _ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) )    __STATIC_INLINE    uint32_t    __SMUADX (uint32_t op1,
uint32_t op2)
{
```

```
uint32_t result;
   _ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1,
uint32_t op2, uint32_t op3)
 uint32_t result;
  _ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2),
"r" (op3) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1,
uint32_t op2, uint32_t op3)
 uint32_t result;
   _ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2),
"r" (op3) );
 return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE    uint64_t __SMLALD (uint32_t op1,
uint32_t op2, uint64_t acc)
 union llreg_u{
   uint32_t w32[2];
    uint64_t w64;
  } llr;
 11r.w64 = acc;
#ifndef ___ARMEB___
                 // Little endian
   _ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]):
"r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
                   // Big endian
   _ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]):
"r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
#endif
  return(llr.w64);
 op1, uint32_t op2, uint64_t acc)
 union llreg u{
   uint32_t w32[2];
    uint64_t w64;
  } llr;
 11r.w64 = acc;
#ifndef ___ARMEB___
                 // Little endian
   _ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]):
"r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
                   // Big endian
#else
```

```
ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]):
"r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
#endif
 return(llr.w64);
 uint32_t op2)
 uint32_t result;
  _ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE    uint32_t __SMUSDX (uint32_t op1,
uint32_t op2)
 uint32_t result;
 __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 uint32_t op2, uint32_t op3)
 uint32_t result;
  _ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2),
"r" (op3) );
 return(result);
 uint32_t op2, uint32_t op3)
 uint32_t result;
   _ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2),
"r" (op3) );
 return(result);
 _attribute__( ( always_inline ) )    __STATIC_INLINE    uint64_t    __SMLSLD (uint32_t op1,
uint32_t op2, uint64_t acc)
 union llreg_u{
   uint32_t w32[2];
   uint64_t w64;
 } llr;
 11r.w64 = acc;
#ifndef ___ARMEB___
                // Little endian
   _ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]):
"r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
                 // Big endian
 __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]):
```

```
"r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
#endif
 return(llr.w64);
}
 op1, uint32_t op2, uint64_t acc)
 union llreg_u{
   uint32_t w32[2];
   uint64_t w64;
 } llr;
 llr.w64 = acc;
#ifndef ___ARMEB___
                // Little endian
  _ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]):
"r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
                  // Big endian
  _ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]):
"r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
#endif
 return(llr.w64);
 uint32_t op2)
 uint32_t result;
  _ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(uint32_t op1,
uint32_t op2)
 uint32_t result;
  _ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(uint32_t op1,
uint32_t op2)
 uint32_t result;
  _ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
#define __PKHBT(ARG1, ARG2, ARG3) \
 uint32_t __RES, __ARG1 = (ARG1),
                                \_ARG2 = (ARG2); \
   _ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2),
"I" (ARG3) ); \
 ___RES; \
```

```
})
#define PKHTB(ARG1,ARG2,ARG3) \
 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
 if (ARG3 == 0) \
   __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \
 else \
    __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (___RES) : "r" (___ARG1), "r" (___ARG2),
"I" (ARG3) ); \
  _RES; \
 int32_t op2, int32_t op3)
int32_t result;
 __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r"
(op3));
return(result);
#elif defined ( __ICCARM__ ) /*----- ICC Compiler
----*/
/* IAR iccarm specific functions */
#include <cmsis_iar.h>
#elif defined ( __TMS470__ ) /*---- TI CCS Compiler
/* TI CCS specific functions */
#include <cmsis_ccs.h>
#elif defined ( __TASKING__ ) /*----- TASKING Compiler
----*/
/* TASKING carm specific functions */
/* not yet supported */
#elif defined ( __CSMC__ ) /*----- COSMIC Compiler
----*/
/* Cosmic specific functions */
#include <cmsis_csm.h>
#endif
/*@} end of group CMSIS_SIMD_intrinsics */
#ifdef __cplusplus
#endif
#endif /* __CORE_CM4_SIMD_H */
                        ************************************
* @file
        core_cmSimd.h
```

```
CMSIS Cortex-M SIMD Header File
 * @version V4.10
 * @date
           18. March 2015
* @note
/* Copyright (c) 2009 - 2014 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are met:
  - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
  - Redistributions in binary form must reproduce the above copyright
    notice, this list of conditions and the following disclaimer in the
    documentation and/or other materials provided with the distribution.
  - Neither the name of ARM nor the names of its contributors may be used
    to endorse or promote products derived from this software without
    specific prior written permission.
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  POSSIBILITY OF SUCH DAMAGE.
  -----*/
#if defined ( __ICCARM__ )
    #pragma system_include /* treat file as system include file for MISRA check */
#endif
#ifndef ___CORE_CMSIMD_H
#define ___CORE_CMSIMD_H
#ifdef __cplusplus
extern "C" {
#endif
/****************************
               Hardware Abstraction Layer
*************************************
/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
 Access to dedicated SIMD instructions
 @{
```

```
defined ( __CC_ARM ) /*-----RealView Compiler
#if
----*/
/* ARM armcc specific functions */
#define ___SADD8
                                          __sadd8
#define __QADD8
                                          __qadd8
#define SHADD8
                                           shadd8
#define UADD8
                                          uadd8
#define ___UQADD8
                                          __uqadd8
#define __UHADD8
                                           _uhadd8
#define __SSUB8
                                          __ssub8
#define __QSUB8
                                          __qsub8
#define ___SHSUB8
                                          __shsub8
#define USUB8
                                          usub8
                                          __uqsub8
#define ___UQSUB8
#define ___UHSUB8
                                          __uhsub8
#define ___SADD16
                                          __sadd16
                                          __qadd16
#define __QADD16
#define __SHADD16
                                          __shadd16
#define UADD16
                                          __uadd16
#define UOADD16
                                          __uqadd16
#define UHADD16
                                          __uhadd16
#define __SSUB16
                                          __ssub16
                                          __qsub16
#define __QSUB16
                                          __shsub16
#define ___SHSUB16
#define __USUB16
                                          __usub16
#define
         UQSUB16
                                          __uqsub16
#define ___UHSUB16
                                          __uhsub16
#define __SASX
                                          __sasx
#define __QASX
                                          ___qasx
#define __SHASX
                                          __shasx
#define __UASX
                                          __uasx
#define __UQASX
                                          __uqasx
#define __UHASX
                                           _uhasx
#define SSAX
                                          ssax
#define OSAX
                                          ___qsax
                                          __shsax
#define SHSAX
#define __USAX
                                          __usax
#define ___UQSAX
                                          __uqsax
         UHSAX
#define
                                          __uhsax
#define
       USAD8
                                          __usad8
#define __USADA8
                                          __usada8
#define __SSAT16
                                          __ssat16
#define __USAT16
                                          __usat16
#define __UXTB16
                                          __uxtb16
#define __UXTAB16
                                          __uxtab16
#define __SXTB16
                                          __sxtb16
#define SXTAB16
                                          __sxtab16
#define ___SMUAD
                                          __smuad
#define ___SMUADX
                                          __smuadx
                                          __smlad
#define ___SMLAD
#define ___SMLADX
                                          __smladx
#define __SMLALD
                                          smlald
#define SMLALDX
                                          smlaldx
#define SMUSD
                                          __smusd
#define
         SMUSDX
                                          __smusdx
#define ___SMLSD
                                            smlsd
#define __SMLSDX
                                          __smlsdx
#define __SMLSLD
                                          __smlsld
#define ___SMLSLDX
                                          __smlsldx
```

```
#define ___SEL
                                          __sel
#define __QADD
                                          __qadd
#define __QSUB
                                          ___qsub
#define ___PKHBT(ARG1, ARG2, ARG3)
                                         ( ((((uint32_t)(ARG1))
                                                                         ) &
0x0000FFFFUL) | \
                                           ((((uint32_t)(ARG2)) << (ARG3)) &
0xFFFF0000UL) )
#define ___PKHTB(ARG1, ARG2, ARG3)
                                         ( ((((uint32_t)(ARG1))
                                                                         ) &
0xFFFF0000UL) | \
                                           ((((uint32_t)(ARG2)) >> (ARG3)) &
0x0000FFFFUL) )
#define __SMMLA(ARG1, ARG2, ARG3)
                                         ((int32_t)(((int64_t)(ARG1) * (ARG2))
+ \
                                                      ((int64_t)(ARG3) <<
32)
         ) >> 32))
#elif defined ( __GNUC__ ) /*----- GNU Compiler
----*/
/* GNU gcc specific functions */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1,
uint32_t op2)
  uint32_t result;
  __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1,
uint32_t op2)
  uint32_t result;
  __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1,
uint32_t op2)
  uint32_t result;
   _ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1,
uint32_t op2)
  uint32_t result;
   _ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}
```

```
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1,
uint32_t op2)
 uint32_t result;
  _ASM volatile ("ugadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE uint32_t __UHADD8(uint32_t op1,
uint32_t op2)
 uint32_t result;
  _ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
uint32_t op2)
 uint32_t result;
  _ASM volatile ("gsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1,
uint32_t op2)
 uint32_t result;
  _ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 uint32_t op2)
 uint32_t result;
  _ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE uint32_t __UQSUB8(uint32_t op1,
uint32_t op2)
 uint32_t result;
```

```
_ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
  _attribute__( ( always_inline ) ) ___STATIC_INLINE uint32_t __UHSUB8(uint32_t op1,
uint32_t op2)
  uint32_t result;
  __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
__attribute__( ( always_inline ) ) ___STATIC_INLINE uint32_t ___SADD16(uint32_t op1,
uint32_t op2)
  uint32_t result;
   _ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE uint32_t __QADD16(uint32_t op1,
uint32_t op2)
  uint32_t result;
   _ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1,
uint32_t op2)
  uint32_t result;
   _ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE uint32_t __UADD16(uint32_t op1,
uint32_t op2)
  uint32_t result;
   ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1,
uint32_t op2)
  uint32_t result;
  __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}
```

```
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE uint32_t __SSUB16(uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 uint32_t op2)
 uint32_t result;
   _ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) )    __STATIC_INLINE    uint32_t    __UHSUB16(uint32_t op1,
uint32_t op2)
  uint32_t result;
```

```
_ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE    uint32_t __SASX(uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) )    __STATIC_INLINE uint32_t    __QASX(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE    uint32_t ___SHASX(uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1,
uint32_t op2)
 uint32 t result;
  __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
uint32_t op2)
 uint32_t result;
   _ASM volatile ("ugasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}
```

```
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1,
uint32_t op2)
 uint32_t result;
  _ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE    uint32_t __QSAX(uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1,
uint32 t op2)
 uint32_t result;
  __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1,
uint32_t op2)
 uint32_t result;
  _ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) )    __STATIC_INLINE    uint32_t    __UQSAX(uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 uint32_t op2)
 uint32_t result;
  _ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 uint32_t op2)
 uint32_t result;
```

```
ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE uint32_t __USADA8(uint32_t op1,
uint32_t op2, uint32_t op3)
 uint32_t result;
   _ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2),
"r" (op3) );
  return(result);
#define __SSAT16(ARG1,ARG2) \
 uint32_t __RES, __ARG1 = (ARG1); \
 __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \
  __RES; \
 })
#define __USAT16(ARG1,ARG2) \
 uint32_t __RES, __ARG1 = (ARG1); \
  __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \
   _RES; \
 })
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
 uint32_t result;
   _ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE    uint32_t __UXTAB16(uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
 uint32_t result;
   _ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
  return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1,
uint32_t op2)
 uint32_t result;
 __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
```

```
return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE    uint32_t __SMUAD (uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE    uint32_t __SMUADX (uint32_t op1,
uint32_t op2)
 uint32_t result;
  __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1,
uint32_t op2, uint32_t op3)
 uint32_t result;
   _ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2),
"r" (op3) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1,
uint32_t op2, uint32_t op3)
 uint32_t result;
   _ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2),
"r" (op3) );
 return(result);
 _attribute__( ( always_inline ) )    __STATIC_INLINE    uint64_t    __SMLALD (uint32_t op1,
uint32_t op2, uint64_t acc)
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
 11r.w64 = acc;
#ifndef ___ARMEB___
                  // Little endian
   _ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]):
"r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
                    // Big endian
   _ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]):
"r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]));
#endif
  return(llr.w64);
```

```
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX (uint32_t
op1, uint32_t op2, uint64_t acc)
 union llreg_u{
   uint32_t w32[2];
   uint64_t w64;
  } llr;
 llr.w64 = acc;
#ifndef __ARMEB__
                 // Little endian
  _ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]):
"r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
                   // Big endian
   _ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]):
"r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
#endif
 return(llr.w64);
 uint32_t op2)
 uint32_t result;
  __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) ___STATIC_INLINE uint32_t __SMLSD (uint32_t op1,
uint32_t op2, uint32_t op3)
 uint32_t result;
   _ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2),
"r" (op3) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1,
uint32_t op2, uint32_t op3)
 uint32_t result;
   _ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2),
"r" (op3) );
 return(result);
}
```

```
_attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1,
uint32_t op2, uint64_t acc)
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
 11r.w64 = acc;
#ifndef __ARMEB__ // Little endian
  _ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]):
"r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
                    // Big endian
  _ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]):
"r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
#endif
 return(llr.w64);
}
__attribute__( ( always_inline ) ) __STATIC_INLINE    uint64_t __SMLSLDX (uint32_t
op1, uint32_t op2, uint64_t acc)
 union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
 llr.w64 = acc;
#ifndef ___ARMEB___
                  // Little endian
  ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]):
"r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
                    // Big endian
   _ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]):
"r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
#endif
 return(llr.w64);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL (uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(uint32_t op1,
uint32_t op2)
 uint32_t result;
   _ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
}
```

```
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(uint32_t op1,
uint32_t op2)
 uint32_t result;
  _ASM volatile ("gsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
#define __PKHBT(ARG1, ARG2, ARG3) \
  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
  _ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2),
"I" (ARG3) ); \
 ___RES; \
#define __PKHTB(ARG1, ARG2, ARG3) \
 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
 if (ARG3 == 0) \
   __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \
    __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (___RES) : "r" (___ARG1), "r" (___ARG2),
"I" (ARG3) ); \
   _RES; \
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1,
int32_t op2, int32_t op3)
int32_t result;
 _ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r"
(op3));
return(result);
#elif defined ( __ICCARM__ ) /*----- ICC Compiler
----*/
/* IAR iccarm specific functions */
#include <cmsis iar.h>
#elif defined ( __TMS470__ ) /*----- TI CCS Compiler
/* TI CCS specific functions */
#include <cmsis_ccs.h>
#elif defined ( __TASKING__ ) /*----- TASKING Compiler
----*/
/* TASKING carm specific functions */
/* not yet supported */
#elif defined ( __CSMC__ ) /*----- COSMIC Compiler
```

```
/* Cosmic specific functions */
#include <cmsis_csm.h>
#endif
/*@} end of group CMSIS SIMD intrinsics */
#ifdef __cplusplus
#endif
#endif /* CORE CMSIMD H */
* @file core_cm7.h
* @brief CMSIS Cortex-M7 Core Peripheral Access Layer Header File
 * @version V4.10
 * @date 18. March 2015
* @note
 /* Copyright (c) 2009 - 2015 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are met:
  - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
  - Redistributions in binary form must reproduce the above copyright
    notice, this list of conditions and the following disclaimer in the
    documentation and/or other materials provided with the distribution.
  - Neither the name of ARM nor the names of its contributors may be used
    to endorse or promote products derived from this software without
   specific prior written permission.
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  POSSIBILITY OF SUCH DAMAGE.
  -----*/
#if defined ( __ICCARM__ )
#pragma system_include /* treat file as system include file for MISRA check */
#endif
#ifndef ___CORE_CM7_H_GENERIC
#define __CORE_CM7_H_GENERIC
#ifdef __cplusplus
extern "C" {
```

```
/** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
  CMSIS violates the following MISRA-C:2004 rules:
  \li Required Rule 8.5, object/function definition in header file.<br/>
    Function definitions in header files are used to allow 'inlining'.
  \li Required Rule 18.4, declaration of union type or object of union type:
'{...}'.<br>
    Unions are used for effective representation of core registers.
  \li Advisory Rule 19.7, Function-like macro defined.<br>
    Function-like macros are used to allow more efficient code.
CMSIS definitions
 ***********************************
/** \ingroup Cortex_M7
 @{
/* CMSIS CM7 definitions */
                                                                       /*!<
#define __CM7_CMSIS_VERSION_MAIN
                               (0x04)
[31:16] CMSIS HAL main version
                                                                       /*!<
#define ___CM7_CMSIS_VERSION_SUB
                                (0 \times 00)
[15:0] CMSIS HAL sub version
#define ___CM7_CMSIS_VERSION
                                ((__CM7_CMSIS_VERSION_MAIN << 16) | \
                                 ___CM7_CMSIS_VERSION_SUB
                                                                       /*!<
CMSIS HAL version number
                                                                       /*!<
#define CORTEX M
                                (0x07)
Cortex-M Core
     defined ( __CC_ARM )
#if
 #define ___ASM
                                                                  /*!< asm
                           asm
keyword for ARM Compiler
 #define __INLINE
                           _inline
                                                                  /*!< inline
                           */
keyword for ARM Compiler
 #define __STATIC_INLINE static __inline
#elif defined ( __GNUC__ )
                                                                  /*!< asm
  #define ___ASM
                          _asm
keyword for GNU Compiler
  #define __INLINE
                                                                  /*!< inline
                         inline
keyword for GNU Compiler
 #define __STATIC_INLINE static inline
#elif defined ( __ICCARM_
                         )
 #define ASM
                                                                  /*!< asm
                          _asm
keyword for IAR Compiler
 #define __INLINE
                         inline
                                                                  /*!< inline
keyword for IAR Compiler. Only available in High optimization mode! */
 #define __STATIC_INLINE static inline
#elif defined ( __TMS470___ )
```

```
#define __ASM
                            __asm
                                                                          /*!< asm
keyword for TI CCS Compiler */
#define __STATIC_INLINE static inline
#elif defined ( __TASKING__ )
  #define ASM
                                                                          /*!< asm
keyword for TASKING Compiler
  #define ___INLINE
                            inline
                                                                          /*!< inline
keyword for TASKING Compiler */
  #define __STATIC_INLINE static inline
#elif defined ( __CSMC__ )
  #define ___packed
  #define ___ASM
                            _asm
                                                                         /*!< asm
keyword for COSMIC Compiler
  #define ___INLINE
                            inline
                                                                         /*use -pc99 on
compile line !< inline keyword for COSMIC Compiler
  #define __STATIC_INLINE static inline
#endif
/** __FPU_USED indicates whether an FPU is used or not.
    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific
registers and functions.
*/
#if defined ( __CC_ARM )
  #if defined ___TARGET_FPU_VFP
    #if (__FPU_PRESENT == 1)
      #define ___FPU_USED
    #else
      #warning "Compiler generates FPU instructions for a device without an FPU
(check __FPU_PRESENT)"
      #define ___FPU_USED
    #endif
  #else
    #define ___FPU_USED
  #endif
#elif defined ( __GNUC__ )
  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
    #if (__FPU_PRESENT == 1)
      #define ___FPU_USED
                                1
    #else
      #warning "Compiler generates FPU instructions for a device without an FPU
(check ___FPU_PRESENT)"
      #define ___FPU_USED
                                 0
    #endif
  #else
    #define ___FPU_USED
                                0
  #endif
#elif defined ( __ICCARM__ )
  #if defined ARMVFP
    #if (__FPU_PRESENT == 1)
      #define ___FPU_USED
                                1
      #warning "Compiler generates FPU instructions for a device without an FPU
(check ___FPU_PRESENT)"
      #define ___FPU_USED
```

```
#endif
  #else
    #define ___FPU_USED
  #endif
#elif defined ( __TMS470___ )
 #if defined __TI_VFP_SUPPORT___
    #if (__FPU_PRESENT == 1)
      #define ___FPU_USED
                                1
    #else
      #warning "Compiler generates FPU instructions for a device without an FPU
(check __FPU_PRESENT)"
      #define ___FPU_USED
    #endif
 #else
    #define ___FPU_USED
                               0
 #endif
#elif defined ( __TASKING__ )
 #if defined ___FPU_VFP_
    #if (__FPU_PRESENT == 1)
      #define ___FPU_USED
                               1
    #else
      #error "Compiler generates FPU instructions for a device without an FPU
(check __FPU_PRESENT)"
      #define ___FPU_USED
    #endif
 #else
    #define ___FPU_USED
 #endif
                                   /* Cosmic */
#elif defined ( __CSMC__ )
 #if ( __CSMC__ & 0x400)
                                   // FPU present for parser
    #if (__FPU_PRESENT == 1)
      #define ___FPU_USED
                               1
    #else
      #error "Compiler generates FPU instructions for a device without an FPU
(check ___FPU_PRESENT)"
     #define ___FPU_USED
                                0
    #endif
 #else
    #define ___FPU_USED
                               0
 #endif
#endif
                                         /* standard types definitions
#include <stdint.h>
                                         /* Core Instruction Access
#include <core_cmInstr.h>
*/
#include <core_cmFunc.h>
                                          /* Core Function Access
#include <core_cmSimd.h>
                                          /* Compiler specific SIMD Intrinsics
#ifdef __cplusplus
#endif
#endif /* __CORE_CM7_H_GENERIC */
```

```
#ifndef ___CMSIS_GENERIC
#ifndef ___CORE_CM7_H_DEPENDANT
#define ___CORE_CM7_H_DEPENDANT
#ifdef __cplusplus
extern "C" {
#endif
/* check device defines and use defaults */
#if defined ___CHECK_DEVICE_DEFINES
 #ifndef CM7 REV
   #define ___CM7_REV
                                    0×0000
    #warning "__CM7_REV not defined in device header file; using default!"
  #endif
 #ifndef ___FPU_PRESENT
   #define ___FPU_PRESENT
                                      0
    #warning "__FPU_PRESENT not defined in device header file; using default!"
  #endif
 #ifndef __MPU_PRESENT
    #define ___MPU_PRESENT
                                      Θ
    #warning "__MPU_PRESENT not defined in device header file; using default!"
  #endif
 #ifndef __ICACHE_PRESENT
    #define ___ICACHE_PRESENT
    #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 #endif
 #ifndef ___DCACHE_PRESENT
   #define __DCACHE_PRESENT
                                      0
    #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 #endif
 #ifndef ___DTCM_PRESENT
    #define ___DTCM_PRESENT
    #warning "__DTCM_PRESENT not defined in device header file; using
default!"
 #endif
 #ifndef __NVIC_PRIO_BITS
    #define __NVIC_PRIO_BITS
                                      3
    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
  #endif
 #ifndef ___Vendor_SysTickConfig
   #define ___Vendor_SysTickConfig
                                      0
    #warning "___Vendor_SysTickConfig not defined in device header file; using
default!"
 #endif
#endif
/* IO definitions (access restrictions to peripheral registers) */
    \defgroup CMSIS_glob_defs CMSIS Global Defines
```

```
<strong>IO Type Qualifiers</strong> are used
   \li to specify the access to peripheral variables.
   \li for automatic generation of peripheral register debug information.
#ifdef __cplusplus
                                   /*!< Defines 'read only' permissions
 #define ___I
                  volatile
#else
          ___I
                  volatile const /*!< Defines 'read only' permissions
 #define
#endif
#define
                  volatile
                                   /*!< Defines 'write only' permissions
          __0
*/
                                   /*!< Defines 'read / write' permissions</pre>
#define
          __IO
                  volatile
*/
/*@} end of group Cortex_M7 */
/****************************
                 Register Abstraction
 Core Register contain:
 - Core Register
 - Core NVIC Register
 - Core SCB Register
 - Core SysTick Register
 - Core Debug Register
 - Core MPU Register
 - Core FPU Register
 /** \defgroup CMSIS_core_register Defines and Type Definitions
   \brief Type definitions and defines for Cortex-M processor based devices.
/** \ingroup
              CMSIS_core_register
   \defgroup CMSIS_CORE Status and Control Registers
   \brief Core Register type definitions.
 @{
 */
/** \brief Union type to access the Application Program Status Register (APSR).
typedef union
 struct
                                   /*!< bit: 0..15 Reserved
   uint32_t _reserved0:16;
   uint32_t GE:4;
                                   /*!< bit: 16..19 Greater than or Equal
flags
   uint32_t _reserved1:7;
                                   /*!< bit: 20..26 Reserved
                                    /*!< bit:
                                                 27 Saturation condition
   uint32_t Q:1;
flag
   uint32_t V:1;
                                     /*!< bit:
                                                 28 Overflow condition code
         */
flag
   uint32_t C:1;
                                     /*!< bit:
                                                 29 Carry condition code
flag
```

```
/*!< bit:
    uint32_t Z:1;
                                                       30 Zero condition code flag
    uint32_t N:1;
                                          /*!< bit:
                                                        31 Negative condition code
flag
 } b;
                                          /*!< Structure used for bit access
                                                         used for word access
 uint32_t w;
                                          /*!< Type
} APSR_Type;
/* APSR Register Definitions */
#define APSR_N_Pos
                                            31
/*!< APSR: N Position */</pre>
#define APSR_N_Msk
                                            (1UL << APSR_N_Pos)
/*!< APSR: N Mask */
#define APSR_Z_Pos
                                            30
/*!< APSR: Z Position */
#define APSR_Z_Msk
                                            (1UL << APSR_Z_Pos)
/*!< APSR: Z Mask */
                                            29
#define APSR_C_Pos
/*!< APSR: C Position */
#define APSR_C_Msk
                                            (1UL << APSR_C_Pos)
/*!< APSR: C Mask */
#define APSR_V_Pos
                                            28
/*!< APSR: V Position */</pre>
#define APSR_V_Msk
                                            (1UL << APSR_V_Pos)
/*!< APSR: V Mask */
                                            27
#define APSR_Q_Pos
/*!< APSR: Q Position */
#define APSR_Q_Msk
                                            (1UL << APSR_Q_Pos)
/*!< APSR: Q Mask */
#define APSR GE Pos
                                            16
/*!< APSR: GE Position */</pre>
#define APSR_GE_Msk
                                            (0xFUL << APSR_GE_Pos)
/*!< APSR: GE Mask */
/** \brief Union type to access the Interrupt Program Status Register (IPSR).
typedef union
{
 struct
  {
    uint32_t ISR:9;
                                          /*!< bit: 0.. 8 Exception number
    uint32_t _reserved0:23;
                                          /*!< bit: 9..31 Reserved
  } b;
                                          /*!< Structure used for bit access
  uint32_t w;
                                          /*!< Type
                                                         used for word access
} IPSR_Type;
/* IPSR Register Definitions */
```

```
#define IPSR_ISR_Pos
                                             0
/*!< IPSR: ISR Position */</pre>
#define IPSR_ISR_Msk
                                            (0x1FFUL /*<< IPSR_ISR_Pos*/)
/*!< IPSR: ISR Mask */
/** \brief Union type to access the Special-Purpose Program Status Registers
(xPSR).
 */
typedef union
  struct
  {
                                          /*!< bit: 0.. 8 Exception number
    uint32_t ISR:9;
    uint32_t _reserved0:7;
                                          /*!< bit: 9..15 Reserved
    uint32_t GE:4;
                                          /*!< bit: 16..19 Greater than or Equal
flags
            */
    uint32_t _reserved1:4;
                                          /*!< bit: 20..23 Reserved
    uint32_t T:1;
                                          /*!< bit:
                                                         24
                                                            Thumb bit
                                                                              (read
0)
    uint32_t IT:2;
                                          /*!< bit: 25..26 saved IT state
                                                                               (read
            * /
0)
    uint32_t Q:1;
                                          /*!< bit:
                                                         27 Saturation condition
              */
flag
    uint32_t V:1;
                                          /*!< bit:
                                                        28 Overflow condition code
           */
flag
    uint32_t C:1;
                                          /*!< bit:
                                                        29 Carry condition code
              */
flag
                                          /*!< bit:
                                                        30 Zero condition code flag
    uint32_t Z:1;
                                          /*!< bit:
                                                        31 Negative condition code
    uint32_t N:1;
flaq
*/
b;
                                          /*!< Structure used for bit access
                                          /*!< Type
                                                         used for word access
  uint32_t w;
} xPSR_Type;
/* xPSR Register Definitions */
#define xPSR_N_Pos
                                            31
/*!< xPSR: N Position */</pre>
#define xPSR_N_Msk
                                            (1UL << xPSR_N_Pos)
/*!< xPSR: N Mask */
                                            30
#define xPSR_Z_Pos
/*!< xPSR: Z Position */
#define xPSR Z Msk
                                            (1UL << xPSR_Z_Pos)
/*!< xPSR: Z Mask */
#define xPSR C Pos
                                            29
/*!< xPSR: C Position */</pre>
#define xPSR_C_Msk
                                            (1UL << xPSR_C_Pos)
/*!< xPSR: C Mask */
#define xPSR_V_Pos
                                            28
/*!< xPSR: V Position */</pre>
```

```
#define xPSR_V_Msk
                                            (1UL << xPSR_V_Pos)
/*!< xPSR: V Mask */
#define xPSR_Q_Pos
                                            27
/*!< xPSR: Q Position */
#define xPSR 0 Msk
                                            (1UL << xPSR_Q_Pos)
/*!< xPSR: Q Mask */
#define xPSR_IT_Pos
                                            25
/*!< xPSR: IT Position */</pre>
#define xPSR_IT_Msk
                                            (3UL << xPSR_IT_Pos)
/*!< xPSR: IT Mask */
#define xPSR_T_Pos
                                            24
/*!< xPSR: T Position */</pre>
#define xPSR_T_Msk
                                            (1UL << xPSR_T_Pos)
/*!< xPSR: T Mask */
#define xPSR_GE_Pos
                                            16
/*!< xPSR: GE Position */
#define xPSR_GE_Msk
                                            (0xFUL << xPSR_GE_Pos)
/*!< xPSR: GE Mask */
#define xPSR_ISR_Pos
                                             0
/*!< xPSR: ISR Position */
                                            (0x1FFUL /*<< xPSR_ISR_Pos*/)
#define xPSR_ISR_Msk
/*!< xPSR: ISR Mask */
/** \brief Union type to access the Control Registers (CONTROL).
*/
typedef union
  struct
  {
    uint32_t nPRIV:1;
                                          /*!< bit: 0 Execution privilege in
Thread mode */
                                          /*!< bit:
                                                         1 Stack to be used
    uint32_t SPSEL:1;
    uint32_t FPCA:1;
                                          /*!< bit:
                                                         2 FP extension active flag
    uint32_t _reserved0:29;
                                          /*!< bit: 3..31 Reserved
*/
  } b;
                                          /*!< Structure used for bit access
 uint32_t w;
                                          /*!< Type
                                                         used for word access
} CONTROL_Type;
/* CONTROL Register Definitions */
#define CONTROL_FPCA_Pos
                                             2
/*!< CONTROL: FPCA Position */
#define CONTROL FPCA Msk
                                            (1UL << CONTROL_FPCA_Pos)
/*!< CONTROL: FPCA Mask */
#define CONTROL_SPSEL_Pos
                                             1
/*!< CONTROL: SPSEL Position */</pre>
#define CONTROL_SPSEL_Msk
                                            (1UL << CONTROL_SPSEL_Pos)</pre>
/*!< CONTROL: SPSEL Mask */
```

```
#define CONTROL_nPRIV_Pos
                                             0
/*!< CONTROL: nPRIV Position */
                                            (1UL /*<< CONTROL_nPRIV_Pos*/)
#define CONTROL_nPRIV_Msk
/*!< CONTROL: nPRIV Mask */
/*@} end of group CMSIS_CORE */
/** \ingroup
                CMSIS_core_register
    \defgroup
                CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
    \brief
                Type definitions for the NVIC Registers
 @{
/** \brief Structure type to access the Nested Vectored Interrupt Controller
(NVIC).
 */
typedef struct
    _IO uint32_t ISER[8];
                                          /*!< Offset: 0x000 (R/W)
                                                                     Interrupt Set
Enable Register
       uint32_t RESERVED0[24];
   _IO uint32_t ICER[8];
                                          /*!< Offset: 0x080 (R/W)
                                                                     Interrupt Clear
Enable Register
       uint32_t RSERVED1[24];
   _IO uint32_t ISPR[8];
                                          /*!< Offset: 0x100 (R/W)
                                                                     Interrupt Set
Pending Register
   uint32_t RESERVED2[24];
_IO uint32_t ICPR[8];
                                          /*!< Offset: 0x180 (R/W)
                                                                     Interrupt Clear
Pending Register
       uint32_t RESERVED3[24];
   uint32_t IABR[8];
_IO uint32_t IABR[8];
_*/
                                          /*!< Offset: 0x200 (R/W)
                                                                     Interrupt Active
bit Register
       uint32_t RESERVED4[56];
   _IO uint8_t IP[240];
                                          /*!< Offset: 0x300 (R/W)
                                                                     Interrupt
Priority Register (8Bit wide) */
       uint32_t RESERVED5[644];
                                          /*!< Offset: 0xE00 ( /W)
   _O uint32_t STIR;
                                                                     Software Trigger
Interrupt Register
} NVIC_Type;
/* Software Triggered Interrupt Register Definitions */
#define NVIC_STIR_INTID_Pos
/*!< STIR: INTLINESNUM Position */</pre>
#define NVIC_STIR_INTID_Msk
                                            (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)
/*! < STIR: INTLINESNUM Mask */
/*@} end of group CMSIS_NVIC */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS SCB
                           System Control Block (SCB)
    \brief
                Type definitions for the System Control Block Registers
 @{
/** \brief Structure type to access the System Control Block (SCB).
 */
```

```
typedef struct
   _I uint32_t CPUID;
                                        /*!< Offset: 0x000 (R/ ) CPUID Base
Register
                                          */
                                        /*!< Offset: 0x004 (R/W)
 __IO uint32_t ICSR;
                                                                  Interrupt
Control and State Register
                                           * /
                                        /*!< Offset: 0x008 (R/W)
  __IO uint32_t VTOR;
                                                                  Vector Table
                                        */
Offset Register
   _IO uint32_t AIRCR;
                                        /*!< Offset: 0x00C (R/W)
                                                                  Application
Interrupt and Reset Control Register
                                        /*!< Offset: 0x010 (R/W)
   _IO uint32_t SCR;
                                                                  System Control
Register
  __IO uint32_t CCR;
                                        /*!< Offset: 0x014 (R/W)
                                                                  Configuration
Control Register
  __IO uint8_t SHPR[12];
                                        /*!< Offset: 0x018 (R/W)
                                                                  System Handlers
Priority Registers (4-7, 8-11, 12-15) */
  _IO uint32_t SHCSR;
                                        /*!< Offset: 0x024 (R/W)
                                                                  System Handler
Control and State Register
                                        /*!< Offset: 0x028 (R/W)
                                                                  Configurable
  __IO uint32_t CFSR;
                                        */
Fault Status Register
                                        /*!< Offset: 0x02C (R/W)
 __IO uint32_t HFSR;
                                                                  HardFault Status
Register
  /*!< Offset: 0x030 (R/W)
                                                                  Debug Fault
Status Register
                                         * /
                                        /*!< Offset: 0x034 (R/W)
   _IO uint32_t MMFAR;
                                                                  MemManage Fault
Address Register
                                        /*!< Offset: 0x038 (R/W)
                                                                  BusFault Address
 __IO uint32_t BFAR;
Register
  ___IO uint32_t AFSR;
                                        /*!< Offset: 0x03C (R/W)
                                                                  Auxiliary Fault
Status Register
  __I uint32_t ID_PFR[2];
                                        /*!< Offset: 0x040 (R/ )
                                                                 Processor
                                           */
Feature Register
                                        /*!< Offset: 0x048 (R/)
 __I uint32_t ID_DFR;
                                                                  Debug Feature
Register
                                        /*!< Offset: 0x04C (R/ )
 __I uint32_t ID_AFR;
                                                                 Auxiliary
Feature Register
  /*!< Offset: 0x050 (R/ )
                                                                  Memory Model
Feature Register
  /*!< Offset: 0x060 (R/)
                                                                  Instruction Set
Attributes Register
      uint32_t RESERVED0[1];
  __I uint32_t CLIDR;
                                        /*!< Offset: 0x078 (R/ ) Cache Level ID
register
                                        /*!< Offset: 0x07C (R/ )
                                                                  Cache Type
 __I uint32_t CTR;
register
                                        /*!< Offset: 0x080 (R/)
 __I uint32_t CCSIDR;
                                                                  Cache Size ID
Register
                                        /*!< Offset: 0x084 (R/W)
   _IO uint32_t CSSELR;
                                                                  Cache Size
Selection Register
  __IO uint32_t CPACR;
                                        /*!< Offset: 0x088 (R/W)
                                                                  Coprocessor
Access Control Register
      uint32_t RESERVED3[93];
   /*!< Offset: 0x200 ( /W)
                                                                  Software
Triggered Interrupt Register
                                            * /
      uint32_t RESERVED4[15];
   _I uint32_t MVFR0;
                                        /*!< Offset: 0x240 (R/ ) Media and VFP
Feature Register 0
                                        /*! < Offset: 0x244 (R/) Media and VFP
 __I uint32_t MVFR1;
Feature Register 1
```

```
/*! < Offset: 0x248 (R/) Media and VFP
   __I uint32_t MVFR2;
Feature Register 1
       uint32_t RESERVED5[1];
                                         /*!< Offset: 0x250 ( /W) I-Cache
  __O uint32_t ICIALLU;
                                               */
Invalidate All to PoU
       uint32_t RESERVED6[1];
   _O uint32_t ICIMVAU;
                                         /*!< Offset: 0x258 ( /W)
                                                                    I-Cache
                                               * /
Invalidate by MVA to PoU
  __0 uint32_t DCIMVAC;
                                          /*!< Offset: 0x25C ( /W)
                                                                    D-Cache
Invalidate by MVA to PoC
  __O uint32_t DCISW;
                                          /*!< Offset: 0x260 ( /W)
                                                                    D-Cache
Invalidate by Set-way
  __O uint32_t DCCMVAU;
                                         /*!< Offset: 0x264 ( /W)
                                                                    D-Cache Clean by
MVA to PoU
  __0 uint32_t DCCMVAC;
                                         /*! < Offset: 0x268 ( /W) D-Cache Clean by
MVA to PoC
  __O uint32_t DCCSW;
                                         /*!< Offset: 0x26C ( /W)
                                                                    D-Cache Clean by
Set-way
  __0 uint32_t DCCIMVAC;
                                          /*!< Offset: 0x270 ( /W)
                                                                    D-Cache Clean
and Invalidate by MVA to PoC
 __0 uint32_t DCCISW;
                                         /*!< Offset: 0x274 ( /W) D-Cache Clean
and Invalidate by Set-way
       uint32_t RESERVED7[6];
    IO uint32_t ITCMCR;
                                          /*!< Offset: 0x290 (R/W)
                                                                    Instruction
Tightly-Coupled Memory Control Register
                                          /*!< Offset: 0x294 (R/W)
                                                                    Data Tightly-
  __IO uint32_t DTCMCR;
                                          */
Coupled Memory Control Registers
 __IO uint32_t AHBPCR;
                                          /*!< Offset: 0x298 (R/W)
                                                                    AHBP Control
Register
 __IO uint32_t CACR;
                                         /*!< Offset: 0x29C (R/W)
                                                                    L1 Cache Control
Register
                                          /*!< Offset: 0x2A0 (R/W)
  __IO uint32_t AHBSCR;
                                                                    AHB Slave
                                            */
Control Register
       uint32_t RESERVED8[1];
    _IO uint32_t ABFSR;
                                         /*! < Offset: 0x2A8 (R/W) Auxiliary Bus
Fault Status Register
} SCB_Type;
/* SCB CPUID Register Definitions */
#define SCB_CPUID_IMPLEMENTER_Pos
                                            24
/*!< SCB CPUID: IMPLEMENTER Position */</pre>
#define SCB_CPUID_IMPLEMENTER_Msk
                                            (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)
/*! < SCB CPUID: IMPLEMENTER Mask */
#define SCB_CPUID_VARIANT_Pos
                                            20
/*!< SCB CPUID: VARIANT Position */
                                            (0xFUL << SCB_CPUID_VARIANT_Pos)
#define SCB_CPUID_VARIANT_Msk
/*! < SCB CPUID: VARIANT Mask */
#define SCB CPUID ARCHITECTURE Pos
                                            16
/*! < SCB CPUID: ARCHITECTURE Position */
#define SCB CPUID ARCHITECTURE Msk
                                            (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)
/*!< SCB CPUID: ARCHITECTURE Mask */
#define SCB_CPUID_PARTNO_Pos
/*! < SCB CPUID: PARTNO Position */
#define SCB CPUID PARTNO Msk
                                            (0xFFFUL << SCB_CPUID_PARTNO_Pos)
/*! < SCB CPUID: PARTNO Mask */
```

```
#define SCB_CPUID_REVISION_Pos
                                             0
/*!< SCB CPUID: REVISION Position */
#define SCB CPUID REVISION Msk
                                             (0xFUL /*<< SCB CPUID REVISION Pos*/)
/*! < SCB CPUID: REVISION Mask */
/* SCB Interrupt Control State Register Definitions */
#define SCB_ICSR_NMIPENDSET_Pos
                                            31
/*!< SCB ICSR: NMIPENDSET Position */</pre>
#define SCB_ICSR_NMIPENDSET_Msk
                                             (1UL << SCB_ICSR_NMIPENDSET_Pos)
/*!< SCB ICSR: NMIPENDSET Mask */
#define SCB_ICSR_PENDSVSET_Pos
                                            28
/*! < SCB ICSR: PENDSVSET Position */
#define SCB_ICSR_PENDSVSET_Msk
                                            (1UL << SCB_ICSR_PENDSVSET_Pos)
/*! < SCB ICSR: PENDSVSET Mask */
#define SCB_ICSR_PENDSVCLR_Pos
                                            27
/*!< SCB ICSR: PENDSVCLR Position */</pre>
#define SCB_ICSR_PENDSVCLR_Msk
                                            (1UL << SCB_ICSR_PENDSVCLR_Pos)
/*! < SCB ICSR: PENDSVCLR Mask */
#define SCB_ICSR_PENDSTSET_Pos
                                            26
/*!< SCB ICSR: PENDSTSET Position */
#define SCB_ICSR_PENDSTSET_Msk
                                            (1UL << SCB_ICSR_PENDSTSET_Pos)
/*!< SCB ICSR: PENDSTSET Mask */
#define SCB_ICSR_PENDSTCLR_Pos
                                            25
/*!< SCB ICSR: PENDSTCLR Position */</pre>
#define SCB_ICSR_PENDSTCLR_Msk
                                            (1UL << SCB_ICSR_PENDSTCLR_Pos)
/*! < SCB ICSR: PENDSTCLR Mask */
#define SCB_ICSR_ISRPREEMPT_Pos
                                            23
/*!< SCB ICSR: ISRPREEMPT Position */</pre>
#define SCB_ICSR_ISRPREEMPT_Msk
                                            (1UL << SCB_ICSR_ISRPREEMPT_Pos)
/*!< SCB ICSR: ISRPREEMPT Mask */
#define SCB ICSR ISRPENDING Pos
                                            22
/*!< SCB ICSR: ISRPENDING Position */</pre>
#define SCB_ICSR_ISRPENDING_Msk
                                            (1UL << SCB_ICSR_ISRPENDING_Pos)
/*! < SCB ICSR: ISRPENDING Mask */
#define SCB_ICSR_VECTPENDING_Pos
                                            12
/*!< SCB ICSR: VECTPENDING Position */</pre>
#define SCB_ICSR_VECTPENDING_Msk
                                             (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)
/*! < SCB ICSR: VECTPENDING Mask */
#define SCB_ICSR_RETTOBASE_Pos
                                            11
/*!< SCB ICSR: RETTOBASE Position */
#define SCB_ICSR_RETTOBASE_Msk
                                             (1UL << SCB_ICSR_RETTOBASE_Pos)
/*!< SCB ICSR: RETTOBASE Mask */
#define SCB ICSR VECTACTIVE Pos
                                             0
/*!< SCB ICSR: VECTACTIVE Position */
#define SCB_ICSR_VECTACTIVE_Msk
                                             (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)
/*! < SCB ICSR: VECTACTIVE Mask */
/* SCB Vector Table Offset Register Definitions */
#define SCB_VTOR_TBLOFF_Pos
/*! < SCB VTOR: TBLOFF Position */
```

```
#define SCB_VTOR_TBLOFF_Msk
                                             (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)
/*!< SCB VTOR: TBLOFF Mask */
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB AIRCR VECTKEY Pos
                                            16
/*!< SCB AIRCR: VECTKEY Position */</pre>
#define SCB AIRCR VECTKEY Msk
                                             (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)
/*!< SCB AIRCR: VECTKEY Mask */
#define SCB_AIRCR_VECTKEYSTAT_Pos
                                            16
/*!< SCB AIRCR: VECTKEYSTAT Position */</pre>
#define SCB_AIRCR_VECTKEYSTAT_Msk
                                            (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)
/*! < SCB AIRCR: VECTKEYSTAT Mask */
#define SCB_AIRCR_ENDIANESS_Pos
                                            15
/*!< SCB AIRCR: ENDIANESS Position */</pre>
#define SCB_AIRCR_ENDIANESS_Msk
                                            (1UL << SCB_AIRCR_ENDIANESS_Pos)
/*! < SCB AIRCR: ENDIANESS Mask */
#define SCB AIRCR PRIGROUP Pos
                                             8
/*! < SCB AIRCR: PRIGROUP Position */
#define SCB_AIRCR_PRIGROUP_Msk
                                             (7UL << SCB_AIRCR_PRIGROUP_Pos)
/*!< SCB AIRCR: PRIGROUP Mask */
#define SCB_AIRCR_SYSRESETREQ_Pos
                                             2
/*!< SCB AIRCR: SYSRESETREQ Position */</pre>
#define SCB_AIRCR_SYSRESETREQ_Msk
                                             (1UL << SCB_AIRCR_SYSRESETREQ_Pos)
/*! < SCB AIRCR: SYSRESETREQ Mask */
#define SCB AIRCR VECTCLRACTIVE Pos
                                             1
/*!< SCB AIRCR: VECTCLRACTIVE Position */</pre>
#define SCB_AIRCR_VECTCLRACTIVE_Msk
                                             (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)
/*!< SCB AIRCR: VECTCLRACTIVE Mask */
#define SCB_AIRCR_VECTRESET_Pos
                                             0
/*!< SCB AIRCR: VECTRESET Position */
#define SCB_AIRCR_VECTRESET_Msk
                                             (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)
/*! < SCB AIRCR: VECTRESET Mask */
/* SCB System Control Register Definitions */
#define SCB_SCR_SEVONPEND_Pos
/*!< SCB SCR: SEVONPEND Position */</pre>
#define SCB SCR SEVONPEND Msk
                                            (1UL << SCB_SCR_SEVONPEND_Pos)</pre>
/*! < SCB SCR: SEVONPEND Mask */
                                             2
#define SCB_SCR_SLEEPDEEP_Pos
/*! < SCB SCR: SLEEPDEEP Position */
#define SCB_SCR_SLEEPDEEP_Msk
                                             (1UL << SCB_SCR_SLEEPDEEP_Pos)
/*! < SCB SCR: SLEEPDEEP Mask */
#define SCB_SCR_SLEEPONEXIT_Pos
                                             1
/*!< SCB SCR: SLEEPONEXIT Position */
#define SCB SCR SLEEPONEXIT Msk
                                            (1UL << SCB SCR SLEEPONEXIT Pos)
/*!< SCB SCR: SLEEPONEXIT Mask */
/* SCB Configuration Control Register Definitions */
#define SCB CCR BP Pos
                                             18
/*!< SCB CCR: Branch prediction enable bit Position */</pre>
#define SCB_CCR_BP_Msk
                                            (1UL << SCB_CCR_BP_Pos)
```

```
/*! < SCB CCR: Branch prediction enable bit Mask */
#define SCB CCR IC Pos
/*!< SCB CCR: Instruction cache enable bit Position */
#define SCB_CCR_IC_Msk
                                             (1UL << SCB_CCR_IC_Pos)
/*!< SCB CCR: Instruction cache enable bit Mask */</pre>
#define SCB_CCR_DC_Pos
                                              16
/*!< SCB CCR: Cache enable bit Position */</pre>
#define SCB_CCR_DC_Msk
                                             (1UL << SCB_CCR_DC_Pos)
/*!< SCB CCR: Cache enable bit Mask */
#define SCB CCR STKALIGN Pos
                                              9
/*! < SCB CCR: STKALIGN Position */
#define SCB_CCR_STKALIGN_Msk
                                             (1UL << SCB_CCR_STKALIGN_Pos)
/*!< SCB CCR: STKALIGN Mask */
#define SCB_CCR_BFHFNMIGN_Pos
                                              8
/*!< SCB CCR: BFHFNMIGN Position */</pre>
#define SCB CCR BFHFNMIGN Msk
                                             (1UL << SCB_CCR_BFHFNMIGN_Pos)
/*! < SCB CCR: BFHFNMIGN Mask */
#define SCB CCR DIV 0 TRP Pos
                                              4
/*!< SCB CCR: DIV_0_TRP Position */</pre>
#define SCB_CCR_DIV_0_TRP_Msk
                                             (1UL << SCB_CCR_DIV_0_TRP_Pos)
/*!< SCB CCR: DIV_0_TRP Mask */
#define SCB_CCR_UNALIGN_TRP_Pos
                                              3
/*!< SCB CCR: UNALIGN_TRP Position */</pre>
#define SCB_CCR_UNALIGN_TRP_Msk
                                             (1UL << SCB_CCR_UNALIGN_TRP_Pos)
/*! < SCB CCR: UNALIGN_TRP Mask */
#define SCB_CCR_USERSETMPEND_Pos
                                              1
/*! < SCB CCR: USERSETMPEND Position */
#define SCB CCR USERSETMPEND Msk
                                             (1UL << SCB_CCR_USERSETMPEND_Pos)
/*!< SCB CCR: USERSETMPEND Mask */
#define SCB_CCR_NONBASETHRDENA_Pos
                                              0
/*!< SCB CCR: NONBASETHRDENA Position */</pre>
#define SCB CCR NONBASETHRDENA Msk
                                             (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)
/*! < SCB CCR: NONBASETHRDENA Mask */
/* SCB System Handler Control and State Register Definitions */
#define SCB_SHCSR_USGFAULTENA_Pos
                                             18
/*!< SCB SHCSR: USGFAULTENA Position */</pre>
#define SCB_SHCSR_USGFAULTENA_Msk
                                             (1UL << SCB_SHCSR_USGFAULTENA_Pos)
/*!< SCB SHCSR: USGFAULTENA Mask */
#define SCB_SHCSR_BUSFAULTENA_Pos
                                             17
/*! < SCB SHCSR: BUSFAULTENA Position */
#define SCB_SHCSR_BUSFAULTENA_Msk
                                             (1UL << SCB_SHCSR_BUSFAULTENA_Pos)
/*!< SCB SHCSR: BUSFAULTENA Mask */
#define SCB_SHCSR_MEMFAULTENA_Pos
                                             16
/*!< SCB SHCSR: MEMFAULTENA Position */</pre>
#define SCB_SHCSR_MEMFAULTENA_Msk
                                             (1UL << SCB_SHCSR_MEMFAULTENA_Pos)
/*!< SCB SHCSR: MEMFAULTENA Mask */
#define SCB_SHCSR_SVCALLPENDED_Pos
                                             15
```

```
/*!< SCB SHCSR: SVCALLPENDED Position */</pre>
#define SCB SHCSR SVCALLPENDED Msk
                                             (1UL << SCB_SHCSR_SVCALLPENDED_Pos)
/*! < SCB SHCSR: SVCALLPENDED Mask */
#define SCB SHCSR BUSFAULTPENDED Pos
                                            14
/*!< SCB SHCSR: BUSFAULTPENDED Position */</pre>
#define SCB SHCSR BUSFAULTPENDED Msk
                                            (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)
/*! < SCB SHCSR: BUSFAULTPENDED Mask */
#define SCB SHCSR MEMFAULTPENDED Pos
                                            13
/*!< SCB SHCSR: MEMFAULTPENDED Position */
#define SCB_SHCSR_MEMFAULTPENDED_Msk
                                            (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)
/*! < SCB SHCSR: MEMFAULTPENDED Mask */
#define SCB_SHCSR_USGFAULTPENDED_Pos
                                            12
/*!< SCB SHCSR: USGFAULTPENDED Position */</pre>
#define SCB_SHCSR_USGFAULTPENDED_Msk
                                            (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)
/*! < SCB SHCSR: USGFAULTPENDED Mask */
#define SCB SHCSR SYSTICKACT Pos
                                            11
/*! < SCB SHCSR: SYSTICKACT Position */
#define SCB_SHCSR_SYSTICKACT_Msk
                                             (1UL << SCB_SHCSR_SYSTICKACT_Pos)
/*!< SCB SHCSR: SYSTICKACT Mask */
#define SCB_SHCSR_PENDSVACT_Pos
                                            10
/*! < SCB SHCSR: PENDSVACT Position */
#define SCB_SHCSR_PENDSVACT_Msk
                                            (1UL << SCB_SHCSR_PENDSVACT_Pos)
/*! < SCB SHCSR: PENDSVACT Mask */
#define SCB SHCSR MONITORACT Pos
                                             8
/*!< SCB SHCSR: MONITORACT Position */</pre>
#define SCB_SHCSR_MONITORACT_Msk
                                             (1UL << SCB_SHCSR_MONITORACT_Pos)
/*! < SCB SHCSR: MONITORACT Mask */
#define SCB_SHCSR_SVCALLACT_Pos
                                             7
/*!< SCB SHCSR: SVCALLACT Position */
#define SCB_SHCSR_SVCALLACT_Msk
                                             (1UL << SCB_SHCSR_SVCALLACT_Pos)
/*! < SCB SHCSR: SVCALLACT Mask */
#define SCB_SHCSR_USGFAULTACT_Pos
                                             3
/*!< SCB SHCSR: USGFAULTACT Position */</pre>
#define SCB_SHCSR_USGFAULTACT_Msk
                                             (1UL << SCB_SHCSR_USGFAULTACT_Pos)
/*! < SCB SHCSR: USGFAULTACT Mask */
#define SCB_SHCSR_BUSFAULTACT_Pos
                                             1
/*!< SCB SHCSR: BUSFAULTACT Position */</pre>
#define SCB_SHCSR_BUSFAULTACT_Msk
                                             (1UL << SCB_SHCSR_BUSFAULTACT_Pos)
/*! < SCB SHCSR: BUSFAULTACT Mask */
#define SCB SHCSR MEMFAULTACT Pos
                                             0
/*!< SCB SHCSR: MEMFAULTACT Position */
#define SCB_SHCSR_MEMFAULTACT_Msk
                                             (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)
/*!< SCB SHCSR: MEMFAULTACT Mask */
/* SCB Configurable Fault Status Registers Definitions */
#define SCB_CFSR_USGFAULTSR_Pos
/*!< SCB CFSR: Usage Fault Status Register Position */</pre>
#define SCB_CFSR_USGFAULTSR_Msk
                                            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)
/*!< SCB CFSR: Usage Fault Status Register Mask */
```

```
#define SCB_CFSR_BUSFAULTSR_Pos
/*!< SCB CFSR: Bus Fault Status Register Position */
#define SCB_CFSR_BUSFAULTSR_Msk
                                            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)
/*!< SCB CFSR: Bus Fault Status Register Mask */
#define SCB CFSR MEMFAULTSR Pos
/*!< SCB CFSR: Memory Manage Fault Status Register Position */
#define SCB_CFSR_MEMFAULTSR_Msk
                                            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)
/*!< SCB CFSR: Memory Manage Fault Status Register Mask */
/* SCB Hard Fault Status Registers Definitions */
#define SCB HFSR DEBUGEVT Pos
/*!< SCB HFSR: DEBUGEVT Position */</pre>
#define SCB_HFSR_DEBUGEVT_Msk
                                            (1UL << SCB_HFSR_DEBUGEVT_Pos)
/*! < SCB HFSR: DEBUGEVT Mask */
#define SCB_HFSR_FORCED_Pos
                                            30
/*!< SCB HFSR: FORCED Position */</pre>
#define SCB HFSR FORCED Msk
                                            (1UL << SCB HFSR FORCED Pos)
/*!< SCB HFSR: FORCED Mask */
#define SCB HFSR VECTTBL Pos
                                             1
/*!< SCB HFSR: VECTTBL Position */
#define SCB_HFSR_VECTTBL_Msk
                                            (1UL << SCB_HFSR_VECTTBL_Pos)
/*! < SCB HFSR: VECTTBL Mask */
/* SCB Debug Fault Status Register Definitions */
#define SCB_DFSR_EXTERNAL_Pos
                                             4
/*! < SCB DFSR: EXTERNAL Position */
#define SCB_DFSR_EXTERNAL_Msk
                                            (1UL << SCB_DFSR_EXTERNAL_Pos)
/*! < SCB DFSR: EXTERNAL Mask */
#define SCB_DFSR_VCATCH_Pos
/*!< SCB DFSR: VCATCH Position */
#define SCB DFSR VCATCH Msk
                                            (1UL << SCB DFSR VCATCH Pos)
/*!< SCB DFSR: VCATCH Mask */
#define SCB_DFSR_DWTTRAP_Pos
                                             2
/*!< SCB DFSR: DWTTRAP Position */
#define SCB_DFSR_DWTTRAP_Msk
                                            (1UL << SCB_DFSR_DWTTRAP_Pos)
/*! < SCB DFSR: DWTTRAP Mask */
#define SCB_DFSR_BKPT_Pos
                                             1
/*!< SCB DFSR: BKPT Position */</pre>
#define SCB_DFSR_BKPT_Msk
                                            (1UL << SCB_DFSR_BKPT_Pos)
/*! < SCB DFSR: BKPT Mask */
#define SCB_DFSR_HALTED_Pos
                                             0
/*! < SCB DFSR: HALTED Position */
#define SCB DFSR HALTED Msk
                                            (1UL /*<< SCB_DFSR_HALTED_Pos*/)
/*! < SCB DFSR: HALTED Mask */
/* Cache Level ID register */
#define SCB_CLIDR_LOUU_Pos
                                            27
/*!< SCB CLIDR: LoUU Position */
#define SCB CLIDR LOUU Msk
                                            (7UL << SCB_CLIDR_LOUU_Pos)
/*!< SCB CLIDR: LoUU Mask */
```

```
24
#define SCB_CLIDR_LOC_Pos
/*!< SCB CLIDR: LoC Position */
#define SCB CLIDR LOC Msk
                                            (7UL << SCB_CLIDR_FORMAT_Pos)
/*!< SCB CLIDR: LoC Mask */
/* Cache Type register */
#define SCB_CTR_FORMAT_Pos
                                            29
/*!< SCB CTR: Format Position */</pre>
#define SCB_CTR_FORMAT_Msk
                                            (7UL << SCB_CTR_FORMAT_Pos)
/*!< SCB CTR: Format Mask */
#define SCB_CTR_CWG_Pos
                                            24
/*!< SCB CTR: CWG Position */
#define SCB_CTR_CWG_Msk
                                            (0xFUL << SCB_CTR_CWG_Pos)
/*! < SCB CTR: CWG Mask */
#define SCB_CTR_ERG_Pos
                                            20
/*!< SCB CTR: ERG Position */
                                            (0xFUL << SCB_CTR_ERG_Pos)
#define SCB_CTR_ERG_Msk
/*!< SCB CTR: ERG Mask */
#define SCB_CTR_DMINLINE_Pos
                                            16
/*!< SCB CTR: DminLine Position */
#define SCB_CTR_DMINLINE_Msk
                                             (0xFUL << SCB_CTR_DMINLINE_Pos)
/*!< SCB CTR: DminLine Mask */
#define SCB_CTR_IMINLINE_Pos
                                             0
/*!< SCB CTR: ImInLine Position */</pre>
#define SCB_CTR_IMINLINE_Msk
                                             (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)
/*!< SCB CTR: ImInLine Mask */
/* Cache Size ID Register */
#define SCB_CCSIDR_WT_Pos
                                            31
/*! < SCB CCSIDR: WT Position */
#define SCB CCSIDR WT Msk
                                            (7UL << SCB_CCSIDR_WT_Pos)
/*!< SCB CCSIDR: WT Mask */
#define SCB CCSIDR WB Pos
                                            30
/*!< SCB CCSIDR: WB Position */
#define SCB CCSIDR WB Msk
                                            (7UL << SCB_CCSIDR_WB_Pos)
/*! < SCB CCSIDR: WB Mask */
#define SCB CCSIDR RA Pos
                                            29
/*!< SCB CCSIDR: RA Position */</pre>
#define SCB_CCSIDR_RA_Msk
                                            (7UL << SCB_CCSIDR_RA_Pos)
/*!< SCB CCSIDR: RA Mask */
#define SCB_CCSIDR_WA_Pos
                                            28
/*!< SCB CCSIDR: WA Position */
#define SCB CCSIDR WA Msk
                                            (7UL << SCB_CCSIDR_WA_Pos)
/*!< SCB CCSIDR: WA Mask */
#define SCB CCSIDR NUMSETS Pos
                                            13
/*!< SCB CCSIDR: NumSets Position */</pre>
#define SCB_CCSIDR_NUMSETS_Msk
                                             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)
/*!< SCB CCSIDR: NumSets Mask */
#define SCB_CCSIDR_ASSOCIATIVITY_Pos
/*!< SCB CCSIDR: Associativity Position */</pre>
```

```
#define SCB_CCSIDR_ASSOCIATIVITY_Msk
                                            (0x3FFUL <<
SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB_CCSIDR: Associativity_Mask */
#define SCB_CCSIDR_LINESIZE_Pos
/*!< SCB CCSIDR: LineSize Position */</pre>
#define SCB CCSIDR LINESIZE Msk
                                            (7UL /*<< SCB CCSIDR LINESIZE Pos*/)
/*!< SCB CCSIDR: LineSize Mask */
/* Cache Size Selection Register */
#define SCB_CSSELR_LEVEL_Pos
                                             1
/*!< SCB CSSELR: Level Position */</pre>
#define SCB_CSSELR_LEVEL_Msk
                                            (7UL << SCB_CSSELR_LEVEL_Pos)
/*!< SCB CSSELR: Level Mask */
#define SCB_CSSELR_IND_Pos
                                             0
/*!< SCB CSSELR: InD Position */</pre>
#define SCB_CSSELR_IND_Msk
                                            (1UL /*<< SCB_CSSELR_IND_Pos*/)
/*! < SCB CSSELR: InD Mask */
/* SCB Software Triggered Interrupt Register */
#define SCB_STIR_INTID_Pos
/*!< SCB STIR: INTID Position */</pre>
#define SCB STIR INTID Msk
                                            (0x1FFUL /*<< SCB STIR INTID Pos*/)
/*! < SCB STIR: INTID Mask */
/* Instruction Tightly-Coupled Memory Control Register*/
#define SCB ITCMCR SZ Pos
/*!< SCB ITCMCR: SZ Position */</pre>
#define SCB_ITCMCR_SZ_Msk
                                            (0xFUL << SCB_ITCMCR_SZ_Pos)
/*!< SCB ITCMCR: SZ Mask */
#define SCB_ITCMCR_RETEN_Pos
                                             2
/*!< SCB ITCMCR: RETEN Position */
#define SCB_ITCMCR_RETEN_Msk
                                            (1UL << SCB_ITCMCR_RETEN_Pos)
/*! < SCB ITCMCR: RETEN Mask */
#define SCB ITCMCR RMW Pos
                                             1
/*! < SCB ITCMCR: RMW Position */
#define SCB_ITCMCR_RMW_Msk
                                            (1UL << SCB_ITCMCR_RMW_Pos)
/*! < SCB ITCMCR: RMW Mask */
#define SCB_ITCMCR_EN_Pos
                                             0
/*!< SCB ITCMCR: EN Position */
#define SCB_ITCMCR_EN_Msk
                                            (1UL /*<< SCB_ITCMCR_EN_Pos*/)
/*! < SCB ITCMCR: EN Mask */
/* Data Tightly-Coupled Memory Control Registers */
#define SCB_DTCMCR_SZ_Pos
                                             3
/*!< SCB DTCMCR: SZ Position */
#define SCB DTCMCR SZ Msk
                                            (0xFUL << SCB DTCMCR SZ Pos)
/*! < SCB DTCMCR: SZ Mask */
#define SCB DTCMCR RETEN Pos
                                             2
/*!< SCB DTCMCR: RETEN Position */
#define SCB_DTCMCR_RETEN_Msk
                                            (1UL << SCB_DTCMCR_RETEN_Pos)
/*! < SCB DTCMCR: RETEN Mask */
#define SCB_DTCMCR_RMW_Pos
                                             1
/*! < SCB DTCMCR: RMW Position */
```

```
#define SCB_DTCMCR_RMW_Msk
                                             (1UL << SCB_DTCMCR_RMW_Pos)
/*! < SCB DTCMCR: RMW Mask */
#define SCB_DTCMCR_EN_Pos
                                              0
/*!< SCB DTCMCR: EN Position */
#define SCB DTCMCR EN Msk
                                             (1UL /*<< SCB DTCMCR EN Pos*/)
/*! < SCB DTCMCR: EN Mask */
/* AHBP Control Register */
#define SCB_AHBPCR_SZ_Pos
                                              1
/*!< SCB AHBPCR: SZ Position */</pre>
#define SCB_AHBPCR_SZ_Msk
                                             (7UL << SCB_AHBPCR_SZ_Pos)
/*!< SCB AHBPCR: SZ Mask */
#define SCB_AHBPCR_EN_Pos
                                              0
/*!< SCB AHBPCR: EN Position */</pre>
#define SCB_AHBPCR_EN_Msk
                                             (1UL /*<< SCB_AHBPCR_EN_Pos*/)
/*! < SCB AHBPCR: EN Mask */
/* L1 Cache Control Register */
#define SCB CACR FORCEWT Pos
                                              2
/*!< SCB CACR: FORCEWT Position */</pre>
#define SCB CACR FORCEWT Msk
                                             (1UL << SCB CACR FORCEWT Pos)
/*! < SCB CACR: FORCEWT Mask */
#define SCB_CACR_ECCEN_Pos
                                              1
/*!< SCB CACR: ECCEN Position */
#define SCB_CACR_ECCEN_Msk
                                             (1UL << SCB_CACR_ECCEN_Pos)
/*! < SCB CACR: ECCEN Mask */
#define SCB_CACR_SIWT_Pos
                                              0
/*!< SCB CACR: SIWT Position */
#define SCB CACR SIWT Msk
                                             (1UL /*<< SCB_CACR_SIWT_Pos*/)
/*! < SCB CACR: SIWT Mask */
/* AHBS control register */
#define SCB AHBSCR INITCOUNT Pos
                                             11
/*!< SCB AHBSCR: INITCOUNT Position */</pre>
#define SCB_AHBSCR_INITCOUNT_Msk
                                             (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)
/*! < SCB AHBSCR: INITCOUNT Mask */
#define SCB_AHBSCR_TPRI_Pos
                                              2
/*!< SCB AHBSCR: TPRI Position */
#define SCB_AHBSCR_TPRI_Msk
                                             (0x1FFUL << SCB_AHBPCR_TPRI_Pos)
/*! < SCB AHBSCR: TPRI Mask */
#define SCB_AHBSCR_CTL_Pos
/*!< SCB AHBSCR: CTL Position*/
#define SCB_AHBSCR_CTL_Msk
                                             (3UL /*<< SCB_AHBPCR_CTL_Pos*/)
/*! < SCB AHBSCR: CTL Mask */
/* Auxiliary Bus Fault Status Register */
#define SCB ABFSR AXIMTYPE Pos
                                              8
/*!< SCB ABFSR: AXIMTYPE Position*/</pre>
#define SCB_ABFSR_AXIMTYPE_Msk
                                             (3UL << SCB_ABFSR_AXIMTYPE_Pos)
/*!< SCB ABFSR: AXIMTYPE Mask */
#define SCB_ABFSR_EPPB_Pos
                                              4
/*!< SCB ABFSR: EPPB Position*/</pre>
```

```
#define SCB_ABFSR_EPPB_Msk
                                            (1UL << SCB_ABFSR_EPPB_Pos)
/*!< SCB ABFSR: EPPB Mask */
#define SCB_ABFSR_AXIM_Pos
                                             3
/*!< SCB ABFSR: AXIM Position*/
#define SCB ABFSR AXIM Msk
                                            (1UL << SCB ABFSR AXIM Pos)
/*! < SCB ABFSR: AXIM Mask */
#define SCB_ABFSR_AHBP_Pos
                                             2
/*!< SCB ABFSR: AHBP Position*/
#define SCB_ABFSR_AHBP_Msk
                                            (1UL << SCB_ABFSR_AHBP_Pos)
/*!< SCB ABFSR: AHBP Mask */
#define SCB_ABFSR_DTCM_Pos
                                             1
/*!< SCB ABFSR: DTCM Position*/</pre>
#define SCB_ABFSR_DTCM_Msk
                                            (1UL << SCB_ABFSR_DTCM_Pos)
/*! < SCB ABFSR: DTCM Mask */
#define SCB_ABFSR_ITCM_Pos
                                             0
/*!< SCB ABFSR: ITCM Position*/
#define SCB_ABFSR_ITCM_Msk
                                            (1UL /*<< SCB_ABFSR_ITCM_Pos*/)
/*! < SCB ABFSR: ITCM Mask */
/*@} end of group CMSIS_SCB */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
                Type definitions for the System Control and ID Register not in the
    \brief
SCB
  @{
 */
/** \brief Structure type to access the System Control and ID Register not in the
SCB.
 */
typedef struct
       uint32_t RESERVED0[1];
   _I uint32_t ICTR;
                                          /*!< Offset: 0x004 (R/)
                                                                    Interrupt
Controller Type Register
  __IO uint32_t ACTLR;
                                          /*!< Offset: 0x008 (R/W) Auxiliary
Control Register
} SCnSCB_Type;
/* Interrupt Controller Type Register Definitions */
#define SCnSCB_ICTR_INTLINESNUM_Pos
/*!< ICTR: INTLINESNUM Position */</pre>
#define SCnSCB_ICTR_INTLINESNUM_Msk
                                            (0xFUL /*<<
SCNSCB ICTR INTLINESNUM Pos*/) /*!< ICTR: INTLINESNUM Mask */
/* Auxiliary Control Register Definitions */
#define SCnSCB ACTLR DISITMATBFLUSH Pos
                                            12
/*!< ACTLR: DISITMATBFLUSH Position */</pre>
#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk
                                            (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)
/*!< ACTLR: DISITMATBFLUSH Mask */
#define SCnSCB_ACTLR_DISRAMODE_Pos
                                            11
/*!< ACTLR: DISRAMODE Position */</pre>
```

```
#define SCnSCB_ACTLR_DISRAMODE_Msk
                                            (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)
/*!< ACTLR: DISRAMODE Mask */
#define SCnSCB_ACTLR_FPEXCODIS_Pos
                                            10
/*!< ACTLR: FPEXCODIS Position */</pre>
#define SCnSCB ACTLR FPEXCODIS Msk
                                            (1UL << SCNSCB ACTLR FPEXCODIS Pos)
/*!< ACTLR: FPEXCODIS Mask */
#define SCnSCB_ACTLR_DISFOLD_Pos
                                             2
/*!< ACTLR: DISFOLD Position */</pre>
#define SCnSCB_ACTLR_DISFOLD_Msk
                                            (1UL << SCnSCB_ACTLR_DISFOLD_Pos)</pre>
/*!< ACTLR: DISFOLD Mask */
#define SCnSCB_ACTLR_DISMCYCINT_Pos
                                             0
/*!< ACTLR: DISMCYCINT Position */</pre>
#define SCnSCB_ACTLR_DISMCYCINT_Msk
                                            (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)
/*!< ACTLR: DISMCYCINT Mask */
/*@} end of group CMSIS_SCnotSCB */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_SysTick
                                 System Tick Timer (SysTick)
    \brief
                Type definitions for the System Timer Registers.
 @{
 */
/** \brief Structure type to access the System Timer (SysTick).
*/
typedef struct
   _IO uint32_t CTRL;
                                          /*!< Offset: 0x000 (R/W) SysTick Control
and Status Register */
  __IO uint32_t LOAD;
                                          /*!< Offset: 0x004 (R/W)
                                                                     SysTick Reload
Value Register
   _IO uint32_t VAL;
                                          /*!< Offset: 0x008 (R/W) SysTick Current
Value Register
                                          /*!< Offset: 0x00C (R/ ) SysTick
  __I uint32_t CALIB;
Calibration Register
} SysTick_Type;
/* SysTick Control / Status Register Definitions */
#define SysTick_CTRL_COUNTFLAG_Pos
/*!< SysTick CTRL: COUNTFLAG Position */</pre>
#define SysTick_CTRL_COUNTFLAG_Msk
                                            (1UL << SysTick_CTRL_COUNTFLAG_Pos)
/*!< SysTick CTRL: COUNTFLAG Mask */</pre>
#define SysTick_CTRL_CLKSOURCE_Pos
                                             2
/*!< SysTick CTRL: CLKSOURCE Position */</pre>
#define SysTick_CTRL_CLKSOURCE_Msk
                                            (1UL << SysTick_CTRL_CLKSOURCE_Pos)
/*!< SysTick CTRL: CLKSOURCE Mask */
#define SysTick_CTRL_TICKINT_Pos
                                             1
/*!< SysTick CTRL: TICKINT Position */</pre>
#define SysTick_CTRL_TICKINT_Msk
                                            (1UL << SysTick_CTRL_TICKINT_Pos)
/*!< SysTick CTRL: TICKINT Mask */
#define SysTick_CTRL_ENABLE_Pos
                                             0
/*!< SysTick CTRL: ENABLE Position */
```

```
#define SysTick_CTRL_ENABLE_Msk
                                            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)
/*!< SysTick CTRL: ENABLE Mask */
/* SysTick Reload Register Definitions */
#define SysTick_LOAD_RELOAD_Pos
                                             0
/*!< SysTick LOAD: RELOAD Position */
                                            (0xFFFFFFUL /*<<
#define SysTick_LOAD_RELOAD_Msk
                             /*!< SysTick LOAD: RELOAD Mask */
SysTick_LOAD_RELOAD_Pos*/)
/* SysTick Current Register Definitions */
#define SysTick_VAL_CURRENT_Pos
                                             0
/*!< SysTick VAL: CURRENT Position */</pre>
#define SysTick_VAL_CURRENT_Msk
                                            (0xFFFFFFUL /*<<
SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick_CALIB_NOREF_Pos
/*!< SysTick CALIB: NOREF Position */</pre>
                                            (1UL << SysTick_CALIB_NOREF_Pos)
#define SysTick_CALIB_NOREF_Msk
/*!< SysTick CALIB: NOREF Mask */
#define SysTick_CALIB_SKEW_Pos
                                            30
/*!< SysTick CALIB: SKEW Position */
#define SysTick_CALIB_SKEW_Msk
                                            (1UL << SysTick_CALIB_SKEW_Pos)</pre>
/*!< SysTick CALIB: SKEW Mask */
#define SysTick_CALIB_TENMS_Pos
                                             0
/*!< SysTick CALIB: TENMS Position */</pre>
                                            (0xFFFFFFUL /*<<
#define SysTick_CALIB_TENMS_Msk
SysTick_CALIB_TENMS_Pos*/)
                             /*!< SysTick CALIB: TENMS Mask */
/*@} end of group CMSIS_SysTick */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS ITM
                            Instrumentation Trace Macrocell (ITM)
                Type definitions for the Instrumentation Trace Macrocell (ITM)
    \brief
 @{
 */
/** \brief Structure type to access the Instrumentation Trace Macrocell Register
(ITM).
 */
typedef struct
       union
                                          /*!< Offset: 0x000 ( /W)
     _O uint8_t
                                                                    ITM Stimulus
                    u8;
Port 8-bit
    __0 uint16_t
                                          /*!< Offset: 0x000 ( /W)
                                                                     ITM Stimulus
                    u16;
Port 16-bit
                                          /*!< Offset: 0x000 ( /W)
                                                                     ITM Stimulus
     __0 uint32_t
                    u32;
                              */
Port 32-bit
 } PORT [32];
                                          /*!< Offset: 0x000 ( /W)
                                                                     ITM Stimulus
Port Registers
       uint32_t RESERVED0[864];
  __IO uint32_t TER;
                                          /*!< Offset: 0xE00 (R/W)
                                                                    ITM Trace Enable
Register
       uint32_t RESERVED1[15];
```

```
/*!< Offset: 0xE40 (R/W)
   _IO uint32_t TPR;
                                                                    ITM Trace
Privilege Register
       uint32_t RESERVED2[15];
                                          /*!< Offset: 0xE80 (R/W)
   __IO uint32_t TCR;
                                                                    ITM Trace
Control Register
       uint32_t RESERVED3[29];
                                          /*!< Offset: 0xEF8 ( /W) ITM Integration
   _O uint32_t IWR;
                           */
Write Register
  __I uint32_t IRR;
                                          /*!< Offset: 0xEFC (R/ )
                                                                    ITM Integration
Read Register
                                          /*!< Offset: 0xF00 (R/W)
                                                                    ITM Integration
   __IO uint32_t IMCR;
Mode Control Register
       uint32_t RESERVED4[43];
   _0 uint32_t LAR;
                                          /*!< Offset: 0xFB0 ( /W)
                                                                    ITM Lock Access
Register
  __I uint32_t LSR;
                                          /*!< Offset: 0xFB4 (R/)
                                                                    ITM Lock Status
Register
       uint32_t RESERVED5[6];
                                          /*!< Offset: 0xFD0 (R/ ) ITM Peripheral</pre>
   _I uint32_t PID4;
Identification Register #4 */
  __I uint32_t PID5;
                                          /*!< Offset: 0xFD4 (R/ ) ITM Peripheral</pre>
Identification Register #5 */
   __I uint32_t PID6;
                                          /*!< Offset: 0xFD8 (R/ )
                                                                    ITM Peripheral
Identification Register #6 */
   __I uint32_t PID7;
                                          /*!< Offset: 0xFDC (R/ )
                                                                    ITM Peripheral
Identification Register #7 */
  __I uint32_t PID0;
                                          /*!< Offset: 0xFE0 (R/ )
                                                                    ITM Peripheral
Identification Register #0 */
                                          /*!< Offset: 0xFE4 (R/ ) ITM Peripheral</pre>
  __I uint32_t PID1;
Identification Register #1 */
                                          /*!< Offset: 0xFE8 (R/ ) ITM Peripheral</pre>
  __I uint32_t PID2;
Identification Register #2 */
   _I uint32_t PID3;
                                          /*!< Offset: 0xFEC (R/ ) ITM Peripheral
Identification Register #3 */
  __I uint32_t CID0;
                                          /*! < Offset: 0xFF0 (R/ ) ITM Component
Identification Register #0 */
                                          /*!< Offset: 0xFF4 (R/)
   _I uint32_t CID1;
                                                                    ITM Component
Identification Register #1 */
   _I uint32_t CID2;
                                          /*!< Offset: 0xFF8 (R/ )
                                                                    ITM Component
Identification Register #2 */
   _I uint32_t CID3;
                                          /*! < Offset: 0xFFC (R/ ) ITM Component
Identification Register #3 */
} ITM_Type;
/* ITM Trace Privilege Register Definitions */
#define ITM_TPR_PRIVMASK_Pos
                                             0
/*!< ITM TPR: PRIVMASK Position */
#define ITM_TPR_PRIVMASK_Msk
                                            (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)
/*!< ITM TPR: PRIVMASK Mask */</pre>
/* ITM Trace Control Register Definitions */
#define ITM_TCR_BUSY_Pos
                                            23
/*!< ITM TCR: BUSY Position */
#define ITM_TCR_BUSY_Msk
                                            (1UL << ITM_TCR_BUSY_Pos)
/*!< ITM TCR: BUSY Mask */
#define ITM_TCR_TraceBusID_Pos
                                            16
/*!< ITM TCR: ATBID Position */</pre>
                                            (0x7FUL << ITM_TCR_TraceBusID_Pos)
#define ITM_TCR_TraceBusID_Msk
```

```
/*!< ITM TCR: ATBID Mask */
#define ITM TCR GTSFREO Pos
/*!< ITM TCR: Global timestamp frequency Position */</pre>
#define ITM_TCR_GTSFREQ_Msk
                                             (3UL << ITM_TCR_GTSFREQ_Pos)
/*!< ITM TCR: Global timestamp frequency Mask */</pre>
#define ITM_TCR_TSPrescale_Pos
/*!< ITM TCR: TSPrescale Position */</pre>
#define ITM_TCR_TSPrescale_Msk
                                             (3UL << ITM_TCR_TSPrescale_Pos)
/*!< ITM TCR: TSPrescale Mask */
#define ITM TCR SWOENA Pos
                                              4
/*!< ITM TCR: SWOENA Position */
#define ITM_TCR_SWOENA_Msk
                                             (1UL << ITM_TCR_SWOENA_Pos)
/*!< ITM TCR: SWOENA Mask */
#define ITM_TCR_DWTENA_Pos
                                              3
/*!< ITM TCR: DWTENA Position */</pre>
#define ITM_TCR_DWTENA_Msk
                                             (1UL << ITM_TCR_DWTENA_Pos)
/*!< ITM TCR: DWTENA Mask */
#define ITM TCR SYNCENA Pos
/*!< ITM TCR: SYNCENA Position */
#define ITM_TCR_SYNCENA_Msk
                                             (1UL << ITM_TCR_SYNCENA_Pos)
/*!< ITM TCR: SYNCENA Mask */
#define ITM_TCR_TSENA_Pos
                                             1
/*!< ITM TCR: TSENA Position */</pre>
#define ITM TCR TSENA Msk
                                             (1UL << ITM_TCR_TSENA_Pos)
/*!< ITM TCR: TSENA Mask */
#define ITM_TCR_ITMENA_Pos
/*!< ITM TCR: ITM Enable bit Position */
#define ITM TCR ITMENA Msk
                                             (1UL /*<< ITM TCR ITMENA Pos*/)
/*!< ITM TCR: ITM Enable bit Mask */
/* ITM Integration Write Register Definitions */
#define ITM_IWR_ATVALIDM_Pos
/*!< ITM IWR: ATVALIDM Position */
                                             (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)
#define ITM_IWR_ATVALIDM_Msk
/*!< ITM IWR: ATVALIDM Mask */
/* ITM Integration Read Register Definitions */
#define ITM_IRR_ATREADYM_Pos
/*!< ITM IRR: ATREADYM Position */</pre>
#define ITM_IRR_ATREADYM_Msk
                                             (1UL /*<< ITM_IRR_ATREADYM_Pos*/)
/*!< ITM IRR: ATREADYM Mask */
/* ITM Integration Mode Control Register Definitions */
#define ITM_IMCR_INTEGRATION_Pos
                                             0
/*!< ITM IMCR: INTEGRATION Position */</pre>
#define ITM IMCR INTEGRATION Msk
                                             (1UL /*<< ITM IMCR INTEGRATION Pos*/)
/*!< ITM IMCR: INTEGRATION Mask */
/* ITM Lock Status Register Definitions */
#define ITM_LSR_ByteAcc_Pos
                                              2
/*!< ITM LSR: ByteAcc Position */</pre>
#define ITM_LSR_ByteAcc_Msk
                                             (1UL << ITM_LSR_ByteAcc_Pos)
```

```
/*!< ITM LSR: ByteAcc Mask */
#define ITM_LSR_Access_Pos
/*!< ITM LSR: Access Position */
#define ITM_LSR_Access_Msk
                                            (1UL << ITM_LSR_Access_Pos)
/*!< ITM LSR: Access Mask */
#define ITM_LSR_Present_Pos
                                             0
/*!< ITM LSR: Present Position */
#define ITM_LSR_Present_Msk
                                            (1UL /*<< ITM_LSR_Present_Pos*/)
/*!< ITM LSR: Present Mask */
/*@}*/ /* end of group CMSIS_ITM */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT)
    \brief
                Type definitions for the Data Watchpoint and Trace (DWT)
  @{
 */
/** \brief Structure type to access the Data Watchpoint and Trace Register (DWT).
typedef struct
   _IO uint32_t CTRL;
                                          /*!< Offset: 0x000 (R/W) Control Register
                                          /*!< Offset: 0x004 (R/W)
                                                                    Cycle Count
   __IO uint32_t CYCCNT;
                               */
Register
                                          /*!< Offset: 0x008 (R/W)
                                                                    CPI Count
 __IO uint32_t CPICNT;
Register
                                          /*!< Offset: 0x00C (R/W)
                                                                    Exception
  __IO uint32_t EXCCNT;
Overhead Count Register
  __IO uint32_t SLEEPCNT;
                                          /*!< Offset: 0x010 (R/W)
                                                                    Sleep Count
                               */
Register
  __IO uint32_t LSUCNT;
                                          /*!< Offset: 0x014 (R/W)
                                                                    LSU Count
                                 */
Register
                                          /*!< Offset: 0x018 (R/W)
  __IO uint32_t FOLDCNT;
                                                                    Folded-
instruction Count Register
  __I uint32_t PCSR;
                                          /*!< Offset: 0x01C (R/ )
                                                                    Program Counter
Sample Register
  __IO uint32_t COMP0;
                                          /*!< Offset: 0x020 (R/W)
                                                                    Comparator
                                */
Register 0
                                          /*!< Offset: 0x024 (R/W)
                                                                    Mask Register 0
  __IO uint32_t MASK0;
  __IO uint32_t FUNCTIONO;
                                          /*!< Offset: 0x028 (R/W)
                                                                    Function
                                  */
Register 0
       uint32_t RESERVED0[1];
   _IO uint32_t COMP1;
                                          /*!< Offset: 0x030 (R/W)
                                                                    Comparator
                               */
Register 1
  __IO uint32_t MASK1;
                                          /*!< Offset: 0x034 (R/W)
                                                                    Mask Register 1
   _IO uint32_t FUNCTION1;
                                          /*!< Offset: 0x038 (R/W)
                                                                    Function
                                  */
Register 1
       uint32_t RESERVED1[1];
   _IO uint32_t COMP2;
                                          /*!< Offset: 0x040 (R/W)
                                                                    Comparator
Register 2
                                          /*!< Offset: 0x044 (R/W) Mask Register 2
  __IO uint32_t MASK2;
```

```
/*!< Offset: 0x048 (R/W)
   _IO uint32_t FUNCTION2;
                                                                     Function
                                  */
Register 2
       uint32_t RESERVED2[1];
    _IO uint32_t COMP3;
                                          /*!< Offset: 0x050 (R/W)
                                                                     Comparator
Register 3
__IO uint32_t MASK3;
                                          /*!< Offset: 0x054 (R/W)
                                                                     Mask Register 3
   _IO uint32_t FUNCTION3;
                                          /*!< Offset: 0x058 (R/W)
                                                                     Function
Register 3
       uint32_t RESERVED3[981];
                                          /*!< Offset: 0xFB0 ( W)
    _O uint32_t LAR;
                                                                     Lock Access
Register
  __I uint32_t LSR;
                                          /*!< Offset: 0xFB4 (R ) Lock Status
Register
} DWT_Type;
/* DWT Control Register Definitions */
#define DWT_CTRL_NUMCOMP_Pos
                                            28
/*!< DWT CTRL: NUMCOMP Position */</pre>
#define DWT_CTRL_NUMCOMP_Msk
                                            (0xFUL << DWT_CTRL_NUMCOMP_Pos)
/*!< DWT CTRL: NUMCOMP Mask */
#define DWT CTRL NOTRCPKT Pos
                                            27
/*!< DWT CTRL: NOTRCPKT Position */
#define DWT_CTRL_NOTRCPKT_Msk
                                            (0x1UL << DWT_CTRL_NOTRCPKT_Pos)
/*!< DWT CTRL: NOTRCPKT Mask */
#define DWT_CTRL_NOEXTTRIG_Pos
                                            26
/*!< DWT CTRL: NOEXTTRIG Position */</pre>
#define DWT CTRL NOEXTTRIG Msk
                                            (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)
/*!< DWT CTRL: NOEXTTRIG Mask */
#define DWT_CTRL_NOCYCCNT_Pos
                                            25
/*!< DWT CTRL: NOCYCCNT Position */
#define DWT CTRL NOCYCCNT Msk
                                            (0x1UL << DWT_CTRL_NOCYCCNT_Pos)
/*!< DWT CTRL: NOCYCCNT Mask */
#define DWT_CTRL_NOPRFCNT_Pos
                                            24
/*!< DWT CTRL: NOPRFCNT Position */</pre>
#define DWT CTRL NOPRFCNT Msk
                                            (0x1UL << DWT_CTRL_NOPRFCNT_Pos)
/*!< DWT CTRL: NOPRFCNT Mask */
#define DWT CTRL CYCEVTENA Pos
                                            22
/*!< DWT CTRL: CYCEVTENA Position */</pre>
#define DWT_CTRL_CYCEVTENA_Msk
                                            (0x1UL << DWT_CTRL_CYCEVTENA_Pos)
/*!< DWT CTRL: CYCEVTENA Mask */
                                            21
#define DWT_CTRL_FOLDEVTENA_Pos
/*!< DWT CTRL: FOLDEVTENA Position */
#define DWT CTRL FOLDEVTENA Msk
                                            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)
/*!< DWT CTRL: FOLDEVTENA Mask */
#define DWT CTRL LSUEVTENA Pos
                                            20
/*!< DWT CTRL: LSUEVTENA Position */
#define DWT_CTRL_LSUEVTENA_Msk
                                            (0x1UL << DWT_CTRL_LSUEVTENA_Pos)
/*!< DWT CTRL: LSUEVTENA Mask */
#define DWT_CTRL_SLEEPEVTENA_Pos
                                            19
/*!< DWT CTRL: SLEEPEVTENA Position */</pre>
```

```
#define DWT_CTRL_SLEEPEVTENA_Msk
                                            (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)
/*!< DWT CTRL: SLEEPEVTENA Mask */
#define DWT_CTRL_EXCEVTENA_Pos
                                            18
/*!< DWT CTRL: EXCEVTENA Position */</pre>
#define DWT CTRL EXCEVTENA Msk
                                            (0x1UL << DWT CTRL EXCEVTENA Pos)
/*!< DWT CTRL: EXCEVTENA Mask */
#define DWT_CTRL_CPIEVTENA_Pos
                                            17
/*!< DWT CTRL: CPIEVTENA Position */
#define DWT_CTRL_CPIEVTENA_Msk
                                            (0x1UL << DWT_CTRL_CPIEVTENA_Pos)
/*!< DWT CTRL: CPIEVTENA Mask */
#define DWT CTRL EXCTRCENA Pos
                                            16
/*!< DWT CTRL: EXCTRCENA Position */</pre>
#define DWT_CTRL_EXCTRCENA_Msk
                                            (0x1UL << DWT_CTRL_EXCTRCENA_Pos)
/*! < DWT CTRL: EXCTRCENA Mask */
#define DWT_CTRL_PCSAMPLENA_Pos
                                            12
/*!< DWT CTRL: PCSAMPLENA Position */
#define DWT_CTRL_PCSAMPLENA_Msk
                                            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)
/*!< DWT CTRL: PCSAMPLENA Mask */
#define DWT_CTRL_SYNCTAP_Pos
                                            10
/*!< DWT CTRL: SYNCTAP Position */
#define DWT_CTRL_SYNCTAP_Msk
                                            (0x3UL << DWT_CTRL_SYNCTAP_Pos)
/*!< DWT CTRL: SYNCTAP Mask */
#define DWT_CTRL_CYCTAP_Pos
                                             9
/*!< DWT CTRL: CYCTAP Position */</pre>
#define DWT_CTRL_CYCTAP_Msk
                                            (0x1UL << DWT_CTRL_CYCTAP_Pos)
/*!< DWT CTRL: CYCTAP Mask */
#define DWT CTRL POSTINIT Pos
/*!< DWT CTRL: POSTINIT Position */
#define DWT CTRL POSTINIT Msk
                                            (0xFUL << DWT CTRL POSTINIT Pos)
/*!< DWT CTRL: POSTINIT Mask */
#define DWT_CTRL_POSTPRESET_Pos
                                             1
/*!< DWT CTRL: POSTPRESET Position */
#define DWT_CTRL_POSTPRESET_Msk
                                            (0xFUL << DWT_CTRL_POSTPRESET_Pos)
/*! < DWT CTRL: POSTPRESET Mask */
#define DWT_CTRL_CYCCNTENA_Pos
                                             0
/*!< DWT CTRL: CYCCNTENA Position */</pre>
#define DWT_CTRL_CYCCNTENA_Msk
                                            (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)
/*!< DWT CTRL: CYCCNTENA Mask */
/* DWT CPI Count Register Definitions */
#define DWT CPICNT CPICNT Pos
                                             0
/*!< DWT CPICNT: CPICNT Position */</pre>
#define DWT_CPICNT_CPICNT_Msk
                                            (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)
/*!< DWT CPICNT: CPICNT Mask */
/* DWT Exception Overhead Count Register Definitions */
#define DWT_EXCCNT_EXCCNT_Pos
/*!< DWT EXCCNT: EXCCNT Position */</pre>
#define DWT_EXCCNT_EXCCNT_Msk
                                            (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)
/*!< DWT EXCCNT: EXCCNT Mask */
```

```
/* DWT Sleep Count Register Definitions */
#define DWT_SLEEPCNT_SLEEPCNT_Pos
/*!< DWT SLEEPCNT: SLEEPCNT Position */</pre>
                                             (0xFFUL /*<<
#define DWT SLEEPCNT SLEEPCNT Msk
DWT SLEEPCNT SLEEPCNT Pos*/)
                               /*!< DWT SLEEPCNT: SLEEPCNT Mask */
/* DWT LSU Count Register Definitions */
#define DWT_LSUCNT_LSUCNT_Pos
                                              0
/*!< DWT LSUCNT: LSUCNT Position */
#define DWT_LSUCNT_LSUCNT_Msk
                                             (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)
/*! < DWT LSUCNT: LSUCNT Mask */
/* DWT Folded-instruction Count Register Definitions */
#define DWT_FOLDCNT_FOLDCNT_Pos
/*!< DWT FOLDCNT: FOLDCNT Position */</pre>
#define DWT_FOLDCNT_FOLDCNT_Msk
                                             (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)
/*!< DWT FOLDCNT: FOLDCNT Mask */
/* DWT Comparator Mask Register Definitions */
#define DWT_MASK_MASK_Pos
/*!< DWT MASK: MASK Position */
#define DWT MASK MASK Msk
                                             (0x1FUL /*<< DWT MASK MASK Pos*/)
/*!< DWT MASK: MASK Mask */
/* DWT Comparator Function Register Definitions */
#define DWT_FUNCTION_MATCHED_Pos
                                             24
/*!< DWT FUNCTION: MATCHED Position */</pre>
#define DWT_FUNCTION_MATCHED_Msk
                                             (0x1UL << DWT_FUNCTION_MATCHED_Pos)
/*!< DWT FUNCTION: MATCHED Mask */
#define DWT_FUNCTION_DATAVADDR1_Pos
                                             16
/*!< DWT FUNCTION: DATAVADDR1 Position */</pre>
#define DWT_FUNCTION_DATAVADDR1_Msk
                                             (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)
/*! < DWT FUNCTION: DATAVADDR1 Mask */
#define DWT FUNCTION DATAVADDRO Pos
                                             12
/*!< DWT FUNCTION: DATAVADDR0 Position */</pre>
#define DWT_FUNCTION_DATAVADDRO_Msk
                                             (0xFUL << DWT_FUNCTION_DATAVADDRO_Pos)
/*!< DWT FUNCTION: DATAVADDRO Mask */
#define DWT_FUNCTION_DATAVSIZE_Pos
                                             10
/*!< DWT FUNCTION: DATAVSIZE Position */</pre>
#define DWT_FUNCTION_DATAVSIZE_Msk
                                             (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)
/*!< DWT FUNCTION: DATAVSIZE Mask */
#define DWT_FUNCTION_LNK1ENA_Pos
/*!< DWT FUNCTION: LNK1ENA Position */</pre>
#define DWT_FUNCTION_LNK1ENA_Msk
                                             (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)
/*!< DWT FUNCTION: LNK1ENA Mask */
#define DWT FUNCTION DATAVMATCH Pos
                                              8
/*!< DWT FUNCTION: DATAVMATCH Position */</pre>
#define DWT_FUNCTION_DATAVMATCH_Msk
                                             (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)
/*! < DWT FUNCTION: DATAVMATCH Mask */
#define DWT_FUNCTION_CYCMATCH_Pos
                                              7
/*!< DWT FUNCTION: CYCMATCH Position */</pre>
#define DWT_FUNCTION_CYCMATCH_Msk
                                             (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)
```

```
/*! < DWT FUNCTION: CYCMATCH Mask */
#define DWT FUNCTION EMITRANGE Pos
/*!< DWT FUNCTION: EMITRANGE Position */</pre>
#define DWT_FUNCTION_EMITRANGE_Msk
                                           (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)
/*!< DWT FUNCTION: EMITRANGE Mask */</pre>
#define DWT_FUNCTION_FUNCTION_Pos
                                            0
/*!< DWT FUNCTION: FUNCTION Position */</pre>
#define DWT_FUNCTION_FUNCTION_Msk
                                           (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)
/*!< DWT FUNCTION: FUNCTION Mask */</pre>
/*@}*/ /* end of group CMSIS_DWT */
/** \ingroup CMSIS_core_register
    \brief
                Type definitions for the Trace Port Interface (TPI)
  @{
 */
/** \brief Structure type to access the Trace Port Interface Register (TPI).
typedef struct
   _IO uint32_t SSPSR;
                                         /*!< Offset: 0x000 (R/ ) Supported
Parallel Port Size Register
  __IO uint32_t CSPSR;
                                         /*!< Offset: 0x004 (R/W) Current Parallel</pre>
Port Size Register */
       uint32_t RESERVED0[2];
   _IO uint32_t ACPR;
                                        /*!< Offset: 0x010 (R/W) Asynchronous
Clock Prescaler Register */
       uint32_t RESERVED1[55];
   _IO uint32_t SPPR;
                                         /*!< Offset: 0x0F0 (R/W)
                                                                   Selected Pin
Protocol Register */
       uint32_t RESERVED2[131];
                                         /*! < Offset: 0x300 (R/) Formatter and
   _I uint32_t FFSR;
Flush Status Register */
   __IO uint32_t FFCR;
                                         /*!< Offset: 0x304 (R/W)
                                                                   Formatter and
Flush Control Register */
  __I uint32_t FSCR;
                                         /*!< Offset: 0x308 (R/ )
                                                                   Formatter
Synchronization Counter Register */
       uint32_t RESERVED3[759];
  __I uint32_t TRIGGER;
                                         /*!< Offset: 0xEE8 (R/ )
                                                                   TRIGGER */
  __I uint32_t FIF00;
                                         /*!< Offset: 0xEEC (R/ )</pre>
                                                                   Integration ETM
Data */
  __I uint32_t ITATBCTR2;
                                        /*!< Offset: 0xEF0 (R/ )
                                                                   ITATBCTR2 */
       uint32_t RESERVED4[1];
 __I uint32_t ITATBCTR0;
                                        /*!< Offset: 0xEF8 (R/ )
                                                                   ITATBCTR0 */
   _I uint32_t FIF01;
                                        /*!< Offset: 0xEFC (R/ )</pre>
                                                                   Integration ITM
Data */
  ___IO uint32_t ITCTRL;
                                        /*!< Offset: 0xF00 (R/W)
                                                                   Integration Mode
       uint32_t RESERVED5[39];
  __IO uint32_t CLAIMSET;
                                         /*!< Offset: 0xFA0 (R/W)
                                                                   Claim tag set */
  __IO uint32_t CLAIMCLR;
                                         /*!< Offset: 0xFA4 (R/W)
                                                                   Claim tag clear
       uint32_t RESERVED7[8];
                                        /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */</pre>
  __I uint32_t DEVID;
```

```
/*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */</pre>
   _I uint32_t DEVTYPE;
} TPI_Type;
/* TPI Asynchronous Clock Prescaler Register Definitions */
#define TPI ACPR PRESCALER Pos
/*!< TPI ACPR: PRESCALER Position */</pre>
#define TPI ACPR PRESCALER Msk
                                             (0x1FFFUL /*<< TPI ACPR PRESCALER Pos*/)
/*!< TPI ACPR: PRESCALER Mask */
/* TPI Selected Pin Protocol Register Definitions */
#define TPI_SPPR_TXMODE_Pos
/*!< TPI SPPR: TXMODE Position */</pre>
#define TPI SPPR TXMODE Msk
                                             (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)
/*!< TPI SPPR: TXMODE Mask */
/* TPI Formatter and Flush Status Register Definitions */
#define TPI_FFSR_FtNonStop_Pos
/*!< TPI FFSR: FtNonStop Position */</pre>
#define TPI_FFSR_FtNonStop_Msk
                                             (0x1UL << TPI_FFSR_FtNonStop_Pos)
/*!< TPI FFSR: FtNonStop Mask */
#define TPI FFSR TCPresent Pos
                                              2
/*!< TPI FFSR: TCPresent Position */
#define TPI_FFSR_TCPresent_Msk
                                             (0x1UL << TPI_FFSR_TCPresent_Pos)
/*!< TPI FFSR: TCPresent Mask */
#define TPI_FFSR_FtStopped_Pos
                                              1
/*!< TPI FFSR: FtStopped Position */</pre>
#define TPI_FFSR_FtStopped_Msk
                                             (0x1UL << TPI_FFSR_FtStopped_Pos)
/*!< TPI FFSR: FtStopped Mask */</pre>
#define TPI_FFSR_FlInProg_Pos
                                              0
/*!< TPI FFSR: FlInProg Position */</pre>
#define TPI_FFSR_FlInProg_Msk
                                             (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)
/*!< TPI FFSR: FlInProg Mask */</pre>
/* TPI Formatter and Flush Control Register Definitions */
#define TPI_FFCR_TrigIn_Pos
/*!< TPI FFCR: TrigIn Position */</pre>
#define TPI_FFCR_TrigIn_Msk
                                             (0x1UL << TPI_FFCR_TrigIn_Pos)
/*!< TPI FFCR: TrigIn Mask */</pre>
#define TPI FFCR EnFCont Pos
/*!< TPI FFCR: EnFCont Position */</pre>
#define TPI_FFCR_EnFCont_Msk
                                             (0x1UL << TPI_FFCR_EnFCont_Pos)
/*!< TPI FFCR: EnFCont Mask */
/* TPI TRIGGER Register Definitions */
#define TPI_TRIGGER_TRIGGER_Pos
                                              0
/*!< TPI TRIGGER: TRIGGER Position */</pre>
#define TPI TRIGGER TRIGGER Msk
                                             (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)
/*!< TPI TRIGGER: TRIGGER Mask */
/* TPI Integration ETM Data Register Definitions (FIF00) */
#define TPI_FIF00_ITM_ATVALID_Pos
                                             29
/*!< TPI FIF00: ITM_ATVALID Position */</pre>
#define TPI FIF00 ITM ATVALID Msk
                                             (0x3UL << TPI_FIF00_ITM_ATVALID_Pos)
/*!< TPI FIF00: ITM_ATVALID Mask */
```

```
#define TPI_FIF00_ITM_bytecount_Pos
                                             27
/*!< TPI FIF00: ITM_bytecount Position */</pre>
#define TPI_FIF00_ITM_bytecount_Msk
                                             (0x3UL << TPI_FIF00_ITM_bytecount_Pos)
/*!< TPI FIF00: ITM_bytecount Mask */
#define TPI FIF00 ETM ATVALID Pos
                                             26
/*!< TPI FIF00: ETM ATVALID Position */
#define TPI_FIF00_ETM_ATVALID_Msk
                                             (0x3UL << TPI_FIF00_ETM_ATVALID_Pos)
/*!< TPI FIF00: ETM_ATVALID Mask */
#define TPI_FIF00_ETM_bytecount_Pos
                                             24
/*!< TPI FIF00: ETM_bytecount Position */
#define TPI_FIF00_ETM_bytecount_Msk
                                             (0x3UL << TPI_FIF00_ETM_bytecount_Pos)
/*!< TPI FIF00: ETM_bytecount Mask */</pre>
#define TPI_FIF00_ETM2_Pos
                                             16
/*!< TPI FIF00: ETM2 Position */</pre>
#define TPI_FIF00_ETM2_Msk
                                             (0xFFUL << TPI_FIF00_ETM2_Pos)
/*!< TPI FIF00: ETM2 Mask */
#define TPI_FIF00_ETM1_Pos
                                              8
/*!< TPI FIF00: ETM1 Position */</pre>
#define TPI FIF00 ETM1 Msk
                                             (0xFFUL << TPI_FIF00_ETM1_Pos)
/*!< TPI FIF00: ETM1 Mask */
#define TPI_FIF00_ETM0_Pos
                                              0
/*!< TPI FIF00: ETM0 Position */
#define TPI_FIF00_ETM0_Msk
                                             (0xFFUL /*<< TPI_FIF00_ETM0_Pos*/)
/*!< TPI FIF00: ETM0 Mask */
/* TPI ITATBCTR2 Register Definitions */
#define TPI_ITATBCTR2_ATREADY_Pos
                                              0
/*!< TPI ITATBCTR2: ATREADY Position */</pre>
#define TPI_ITATBCTR2_ATREADY_Msk
                                             (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)
/*!< TPI ITATBCTR2: ATREADY Mask */
/* TPI Integration ITM Data Register Definitions (FIF01) */
#define TPI_FIF01_ITM_ATVALID_Pos
                                             29
/*!< TPI FIF01: ITM_ATVALID Position */</pre>
#define TPI_FIF01_ITM_ATVALID_Msk
                                             (0x3UL << TPI_FIF01_ITM_ATVALID_Pos)
/*!< TPI FIF01: ITM_ATVALID Mask */</pre>
#define TPI_FIF01_ITM_bytecount_Pos
                                             27
/*!< TPI FIF01: ITM_bytecount Position */</pre>
#define TPI_FIF01_ITM_bytecount_Msk
                                             (0x3UL << TPI_FIF01_ITM_bytecount_Pos)
/*!< TPI FIF01: ITM_bytecount Mask */
                                             26
#define TPI_FIF01_ETM_ATVALID_Pos
/*!< TPI FIF01: ETM_ATVALID Position */</pre>
#define TPI FIF01 ETM ATVALID Msk
                                             (0x3UL << TPI_FIF01_ETM_ATVALID_Pos)
/*!< TPI FIF01: ETM_ATVALID Mask */
#define TPI FIF01 ETM bytecount Pos
                                             24
/*!< TPI FIF01: ETM_bytecount Position */
#define TPI_FIF01_ETM_bytecount_Msk
                                             (0x3UL << TPI_FIF01_ETM_bytecount_Pos)
/*!< TPI FIF01: ETM_bytecount Mask */
#define TPI_FIF01_ITM2_Pos
                                             16
/*!< TPI FIF01: ITM2 Position */
```

```
#define TPI_FIF01_ITM2_Msk
                                             (0xFFUL << TPI_FIF01_ITM2_Pos)
/*!< TPI FIF01: ITM2 Mask */
#define TPI_FIF01_ITM1_Pos
                                              8
/*!< TPI FIF01: ITM1 Position */</pre>
#define TPI FIF01 ITM1 Msk
                                             (0xFFUL << TPI FIF01 ITM1 Pos)
/*!< TPI FIF01: ITM1 Mask */
#define TPI_FIF01_ITM0_Pos
                                              0
/*!< TPI FIF01: ITMO Position */
#define TPI_FIF01_ITM0_Msk
                                             (0xFFUL /*<< TPI_FIF01_ITM0_Pos*/)
/*!< TPI FIF01: ITM0 Mask */
/* TPI ITATBCTR0 Register Definitions */
#define TPI_ITATBCTR0_ATREADY_Pos
                                              0
/*!< TPI ITATBCTR0: ATREADY Position */</pre>
#define TPI ITATBCTRO ATREADY Msk
                                             (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)
/*!< TPI ITATBCTR0: ATREADY Mask */
/* TPI Integration Mode Control Register Definitions */
#define TPI_ITCTRL_Mode_Pos
/*!< TPI ITCTRL: Mode Position */</pre>
#define TPI ITCTRL Mode Msk
                                             (0x1UL /*<< TPI ITCTRL Mode Pos*/)
/*!< TPI ITCTRL: Mode Mask */
/* TPI DEVID Register Definitions */
#define TPI_DEVID_NRZVALID_Pos
                                             11
/*!< TPI DEVID: NRZVALID Position */</pre>
#define TPI_DEVID_NRZVALID_Msk
                                             (0x1UL << TPI_DEVID_NRZVALID_Pos)
/*!< TPI DEVID: NRZVALID Mask */
#define TPI_DEVID_MANCVALID_Pos
                                             10
/*!< TPI DEVID: MANCVALID Position */</pre>
#define TPI_DEVID_MANCVALID_Msk
                                             (0x1UL << TPI_DEVID_MANCVALID_Pos)
/*!< TPI DEVID: MANCVALID Mask */
#define TPI DEVID PTINVALID Pos
                                              9
/*!< TPI DEVID: PTINVALID Position */</pre>
#define TPI_DEVID_PTINVALID_Msk
                                             (0x1UL << TPI_DEVID_PTINVALID_Pos)
/*!< TPI DEVID: PTINVALID Mask */
#define TPI_DEVID_MinBufSz_Pos
                                              6
/*!< TPI DEVID: MinBufSz Position */
#define TPI_DEVID_MinBufSz_Msk
                                             (0x7UL << TPI_DEVID_MinBufSz_Pos)
/*!< TPI DEVID: MinBufSz Mask */
#define TPI_DEVID_AsynClkIn_Pos
/*!< TPI DEVID: AsynClkIn Position */</pre>
#define TPI_DEVID_AsynClkIn_Msk
                                             (0x1UL << TPI_DEVID_AsynClkIn_Pos)
/*!< TPI DEVID: AsynClkIn Mask */
#define TPI DEVID NrTraceInput Pos
                                              0
/*!< TPI DEVID: NrTraceInput Position */</pre>
#define TPI_DEVID_NrTraceInput_Msk
                                             (0x1FUL /*<<
TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */
/* TPI DEVTYPE Register Definitions */
#define TPI_DEVTYPE_MajorType_Pos
                                              4
/*!< TPI DEVTYPE: MajorType Position */</pre>
```

```
#define TPI_DEVTYPE_MajorType_Msk
                                           (0xFUL << TPI_DEVTYPE_MajorType_Pos)
/*!< TPI DEVTYPE: MajorType Mask */
#define TPI_DEVTYPE_SubType_Pos
                                            0
/*!< TPI DEVTYPE: SubType Position */</pre>
#define TPI DEVTYPE SubType Msk
                                           (0xFUL /*<< TPI DEVTYPE SubType Pos*/)
/*!< TPI DEVTYPE: SubType Mask */
/*@}*/ /* end of group CMSIS_TPI */
#if (__MPU_PRESENT == 1)
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_MPU Memory Protection Unit (MPU)
               Type definitions for the Memory Protection Unit (MPU)
    \brief
  @{
 */
/** \brief Structure type to access the Memory Protection Unit (MPU).
 */
typedef struct
   _I uint32_t TYPE;
                                         /*!< Offset: 0x000 (R/ ) MPU Type
Register
  __IO uint32_t CTRL;
                                         /*!< Offset: 0x004 (R/W)
                                                                   MPU Control
Register
                                         /*!< Offset: 0x008 (R/W)
                                                                   MPU Region
  __IO uint32_t RNR;
RNRber Register
                                         /*!< Offset: 0x00C (R/W)
  __IO uint32_t RBAR;
                                                                   MPU Region Base
Address Register
                                         /*!< Offset: 0x010 (R/W)
   _IO uint32_t RASR;
                                                                   MPU Region
Attribute and Size Register
   /*!< Offset: 0x014 (R/W)
                                                                   MPU Alias 1
Region Base Address Register
  ___IO uint32_t RASR_A1;
                                         /*!< Offset: 0x018 (R/W)
                                                                   MPU Alias 1
Region Attribute and Size Register */
  __IO uint32_t RBAR_A2;
                                         /*!< Offset: 0x01C (R/W)
                                                                   MPU Alias 2
Region Base Address Register
  __IO uint32_t RASR_A2;
                                         /*!< Offset: 0x020 (R/W)
                                                                   MPU Alias 2
Region Attribute and Size Register */
  __IO uint32_t RBAR_A3;
                                         /*!< Offset: 0x024 (R/W)
                                                                   MPU Alias 3
Region Base Address Register
 IO uint32 t RASR A3;
                                         /*! Offset: 0x028 (R/W) MPU Alias 3
Region Attribute and Size Register */
} MPU_Type;
/* MPU Type Register */
#define MPU_TYPE_IREGION_Pos
                                           16
/*!< MPU TYPE: IREGION Position */</pre>
#define MPU TYPE IREGION Msk
                                           (0xFFUL << MPU_TYPE_IREGION_Pos)
/*!< MPU TYPE: IREGION Mask */
#define MPU TYPE DREGION Pos
                                            8
/*!< MPU TYPE: DREGION Position */
#define MPU_TYPE_DREGION_Msk
                                           (0xFFUL << MPU_TYPE_DREGION_Pos)
/*!< MPU TYPE: DREGION Mask */
#define MPU_TYPE_SEPARATE_Pos
                                            0
/*!< MPU TYPE: SEPARATE Position */</pre>
```

```
#define MPU_TYPE_SEPARATE_Msk
                                            (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)
/*!< MPU TYPE: SEPARATE Mask */</pre>
/* MPU Control Register */
#define MPU CTRL PRIVDEFENA Pos
                                             2
/*!< MPU CTRL: PRIVDEFENA Position */
#define MPU CTRL PRIVDEFENA Msk
                                            (1UL << MPU_CTRL_PRIVDEFENA_Pos)
/*!< MPU CTRL: PRIVDEFENA Mask */
#define MPU_CTRL_HFNMIENA_Pos
                                             1
/*! < MPU CTRL: HFNMIENA Position */
#define MPU_CTRL_HFNMIENA_Msk
                                            (1UL << MPU_CTRL_HFNMIENA_Pos)
/*!< MPU CTRL: HFNMIENA Mask */
#define MPU_CTRL_ENABLE_Pos
                                             0
/*!< MPU CTRL: ENABLE Position */
#define MPU_CTRL_ENABLE_Msk
                                            (1UL /*<< MPU_CTRL_ENABLE_Pos*/)
/*! < MPU CTRL: ENABLE Mask */
/* MPU Region Number Register */
#define MPU RNR REGION Pos
                                             0
/*!< MPU RNR: REGION Position */</pre>
#define MPU RNR REGION Msk
                                            (0xFFUL /*<< MPU RNR REGION Pos*/)
/*! < MPU RNR: REGION Mask */
/* MPU Region Base Address Register */
#define MPU RBAR ADDR Pos
                                             5
/*! < MPU RBAR: ADDR Position */
#define MPU_RBAR_ADDR_Msk
                                            (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)
/*!< MPU RBAR: ADDR Mask */
#define MPU_RBAR_VALID_Pos
                                             4
/*!< MPU RBAR: VALID Position */
#define MPU_RBAR_VALID_Msk
                                            (1UL << MPU_RBAR_VALID_Pos)
/*! < MPU RBAR: VALID Mask */
#define MPU RBAR REGION Pos
                                             0
/*!< MPU RBAR: REGION Position */
#define MPU_RBAR_REGION_Msk
                                            (0xFUL /*<< MPU_RBAR_REGION_Pos*/)
/*!< MPU RBAR: REGION Mask */
/* MPU Region Attribute and Size Register */
#define MPU RASR ATTRS Pos
/*! < MPU RASR: MPU Region Attribute field Position */
#define MPU_RASR_ATTRS_Msk
                                            (0xFFFFUL << MPU_RASR_ATTRS_Pos)
/*!< MPU RASR: MPU Region Attribute field Mask */
#define MPU_RASR_XN_Pos
                                            28
/*! < MPU RASR: ATTRS.XN Position */
#define MPU RASR XN Msk
                                            (1UL << MPU_RASR_XN_Pos)
/*!< MPU RASR: ATTRS.XN Mask */
#define MPU RASR AP Pos
                                            24
/*!< MPU RASR: ATTRS.AP Position */
#define MPU_RASR_AP_Msk
                                            (0x7UL << MPU_RASR_AP_Pos)
/*!< MPU RASR: ATTRS.AP Mask */
#define MPU_RASR_TEX_Pos
                                            19
/*!< MPU RASR: ATTRS.TEX Position */</pre>
```

```
#define MPU_RASR_TEX_Msk
                                            (0x7UL << MPU_RASR_TEX_Pos)
/*!< MPU RASR: ATTRS.TEX Mask */
#define MPU_RASR_S_Pos
                                            18
/*!< MPU RASR: ATTRS.S Position */
#define MPU RASR S Msk
                                            (1UL << MPU RASR S Pos)
/*!< MPU RASR: ATTRS.S Mask */
#define MPU_RASR_C_Pos
                                            17
/*! < MPU RASR: ATTRS.C Position */
#define MPU_RASR_C_Msk
                                            (1UL << MPU_RASR_C_Pos)
/*! < MPU RASR: ATTRS.C Mask */
#define MPU_RASR_B_Pos
                                            16
/*! < MPU RASR: ATTRS.B Position */
#define MPU_RASR_B_Msk
                                            (1UL << MPU_RASR_B_Pos)
/*! < MPU RASR: ATTRS.B Mask */
#define MPU_RASR_SRD_Pos
                                             8
/*!< MPU RASR: Sub-Region Disable Position */
#define MPU_RASR_SRD_Msk
                                            (0xFFUL << MPU_RASR_SRD_Pos)
/*!< MPU RASR: Sub-Region Disable Mask */
#define MPU_RASR_SIZE_Pos
                                             1
/*!< MPU RASR: Region Size Field Position */</pre>
#define MPU_RASR_SIZE_Msk
                                            (0x1FUL << MPU_RASR_SIZE_Pos)
/*!< MPU RASR: Region Size Field Mask */
#define MPU_RASR_ENABLE_Pos
/*!< MPU RASR: Region enable bit Position */</pre>
                                            (1UL /*<< MPU_RASR_ENABLE_Pos*/)
#define MPU_RASR_ENABLE_Msk
/*!< MPU RASR: Region enable bit Disable Mask */
/*@} end of group CMSIS_MPU */
#endif
#if (__FPU_PRESENT == 1)
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_FPU Floating Point Unit (FPU)
    \brief
                Type definitions for the Floating Point Unit (FPU)
  @{
 */
/** \brief Structure type to access the Floating Point Unit (FPU).
*/
typedef struct
       uint32_t RESERVED0[1];
   _IO uint32_t FPCCR;
                                          /*!< Offset: 0x004 (R/W)
                                                                    Floating-Point
Context Control Register
   __IO uint32_t FPCAR;
                                          /*!< Offset: 0x008 (R/W)
                                                                    Floating-Point
Context Address Register
   _IO uint32_t FPDSCR;
                                          /*!< Offset: 0x00C (R/W)
                                                                    Floating-Point
Default Status Control Register
  __I uint32_t MVFR0;
                                          /*!< Offset: 0x010 (R/)
                                                                    Media and FP
Feature Register 0
                                          */
                                          /*! < Offset: 0x014 (R/) Media and FP
  __I uint32_t MVFR1;
                                          */
Feature Register 1
```

```
/*! < Offset: 0x018 (R/) Media and FP
   __I uint32_t MVFR2;
                                           */
Feature Register 2
} FPU_Type;
/* Floating-Point Context Control Register */
#define FPU FPCCR ASPEN Pos
/*!< FPCCR: ASPEN bit Position */
#define FPU_FPCCR_ASPEN_Msk
                                             (1UL << FPU_FPCCR_ASPEN_Pos)
/*!< FPCCR: ASPEN bit Mask */
#define FPU_FPCCR_LSPEN_Pos
                                             30
/*!< FPCCR: LSPEN Position */</pre>
#define FPU FPCCR LSPEN Msk
                                             (1UL << FPU_FPCCR_LSPEN_Pos)</pre>
/*!< FPCCR: LSPEN bit Mask */
#define FPU_FPCCR_MONRDY_Pos
                                              8
/*!< FPCCR: MONRDY Position */</pre>
#define FPU_FPCCR_MONRDY_Msk
                                             (1UL << FPU_FPCCR_MONRDY_Pos)
/*!< FPCCR: MONRDY bit Mask */
#define FPU_FPCCR_BFRDY_Pos
                                              6
/*!< FPCCR: BFRDY Position */</pre>
#define FPU FPCCR BFRDY Msk
                                             (1UL << FPU_FPCCR_BFRDY_Pos)
/*!< FPCCR: BFRDY bit Mask */
#define FPU_FPCCR_MMRDY_Pos
                                              5
/*!< FPCCR: MMRDY Position */</pre>
#define FPU_FPCCR_MMRDY_Msk
                                             (1UL << FPU_FPCCR_MMRDY_Pos)</pre>
/*!< FPCCR: MMRDY bit Mask */
#define FPU_FPCCR_HFRDY_Pos
                                              4
/*!< FPCCR: HFRDY Position */</pre>
#define FPU_FPCCR_HFRDY_Msk
                                             (1UL << FPU_FPCCR_HFRDY_Pos)
/*!< FPCCR: HFRDY bit Mask */</pre>
#define FPU FPCCR THREAD Pos
/*!< FPCCR: processor mode bit Position */</pre>
#define FPU_FPCCR_THREAD_Msk
                                             (1UL << FPU_FPCCR_THREAD_Pos)
/*!< FPCCR: processor mode active bit Mask */</pre>
#define FPU_FPCCR_USER_Pos
/*!< FPCCR: privilege level bit Position */</pre>
                                             (1UL << FPU_FPCCR_USER_Pos)
#define FPU FPCCR USER Msk
/*!< FPCCR: privilege level bit Mask */</pre>
#define FPU_FPCCR_LSPACT_Pos
/*!< FPCCR: Lazy state preservation active bit Position */</pre>
#define FPU_FPCCR_LSPACT_Msk
                                             (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)
/*!< FPCCR: Lazy state preservation active bit Mask */
/* Floating-Point Context Address Register */
#define FPU FPCAR ADDRESS Pos
/*!< FPCAR: ADDRESS bit Position */
#define FPU_FPCAR_ADDRESS_Msk
                                             (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)
/*!< FPCAR: ADDRESS bit Mask */
/* Floating-Point Default Status Control Register */
#define FPU_FPDSCR_AHP_Pos
                                             26
/*!< FPDSCR: AHP bit Position */
```

```
#define FPU_FPDSCR_AHP_Msk
                                            (1UL << FPU_FPDSCR_AHP_Pos)
/*!< FPDSCR: AHP bit Mask */
#define FPU_FPDSCR_DN_Pos
                                            25
/*!< FPDSCR: DN bit Position */
#define FPU FPDSCR DN Msk
                                            (1UL << FPU FPDSCR DN Pos)
/*!< FPDSCR: DN bit Mask */
#define FPU_FPDSCR_FZ_Pos
                                            24
/*!< FPDSCR: FZ bit Position */
#define FPU_FPDSCR_FZ_Msk
                                            (1UL << FPU_FPDSCR_FZ_Pos)
/*!< FPDSCR: FZ bit Mask */
#define FPU_FPDSCR_RMode_Pos
                                            22
/*!< FPDSCR: RMode bit Position */</pre>
#define FPU_FPDSCR_RMode_Msk
                                            (3UL << FPU_FPDSCR_RMode_Pos)
/*!< FPDSCR: RMode bit Mask */
/* Media and FP Feature Register 0 */
#define FPU MVFR0 FP rounding modes Pos
                                            28
/*!< MVFR0: FP rounding modes bits Position */</pre>
#define FPU_MVFR0_FP_rounding_modes_Msk
                                             (0xFUL <<
FPU MVFR0 FP rounding modes Pos)
                                      /*!< MVFR0: FP rounding modes bits Mask */
#define FPU_MVFR0_Short_vectors_Pos
                                            24
/*!< MVFR0: Short vectors bits Position */</pre>
#define FPU_MVFR0_Short_vectors_Msk
                                             (0xFUL << FPU_MVFR0_Short_vectors_Pos)
/*!< MVFR0: Short vectors bits Mask */
#define FPU_MVFR0_Square_root_Pos
                                            20
/*!< MVFR0: Square root bits Position */</pre>
#define FPU_MVFR0_Square_root_Msk
                                             (0xFUL << FPU_MVFR0_Square_root_Pos)
/*!< MVFR0: Square root bits Mask */
#define FPU_MVFR0_Divide_Pos
                                            16
/*!< MVFR0: Divide bits Position */</pre>
#define FPU_MVFR0_Divide_Msk
                                            (0xFUL << FPU MVFR0 Divide Pos)
/*!< MVFR0: Divide bits Mask */
#define FPU_MVFR0_FP_excep_trapping_Pos
/*!< MVFR0: FP exception trapping bits Position */</pre>
#define FPU_MVFR0_FP_excep_trapping_Msk
                                            (0xFUL <<
FPU_MVFR0_FP_excep_trapping_Pos)
                                      /*! < MVFR0: FP exception trapping bits Mask */
#define FPU_MVFR0_Double_precision_Pos
/*!< MVFR0: Double-precision bits Position */</pre>
#define FPU_MVFR0_Double_precision_Msk
                                             (0xFUL <<
FPU_MVFR0_Double_precision_Pos)
                                      /*!< MVFR0: Double-precision bits Mask */</pre>
#define FPU MVFRO Single precision Pos
                                             4
/*!< MVFR0: Single-precision bits Position */</pre>
#define FPU_MVFR0_Single_precision_Msk
                                             (0xFUL <<
FPU_MVFR0_Single_precision_Pos)
                                      /*!< MVFR0: Single-precision bits Mask */
#define FPU_MVFRO_A_SIMD_registers_Pos
                                             0
/*!< MVFR0: A_SIMD registers bits Position */</pre>
#define FPU_MVFR0_A_SIMD_registers_Msk
                                             (0xFUL /*<<
FPU_MVFRO_A_SIMD_registers_Pos*/) /*!< MVFRO: A_SIMD registers bits Mask */
```

```
/* Media and FP Feature Register 1 */
#define FPU_MVFR1_FP_fused_MAC_Pos
                                            28
/*!< MVFR1: FP fused MAC bits Position */</pre>
#define FPU_MVFR1_FP_fused_MAC_Msk
                                            (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)
/*!< MVFR1: FP fused MAC bits Mask */
#define FPU_MVFR1_FP_HPFP_Pos
                                            24
/*!< MVFR1: FP HPFP bits Position */</pre>
#define FPU_MVFR1_FP_HPFP_Msk
                                             (0xFUL << FPU_MVFR1_FP_HPFP_Pos)
/*!< MVFR1: FP HPFP bits Mask */
#define FPU_MVFR1_D_NaN_mode_Pos
                                             4
/*!< MVFR1: D NaN mode bits Position */</pre>
#define FPU_MVFR1_D_NaN_mode_Msk
                                             (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)
/*!< MVFR1: D_NaN mode bits Mask */
#define FPU_MVFR1_FtZ_mode_Pos
                                             0
/*!< MVFR1: FtZ mode bits Position */</pre>
#define FPU_MVFR1_FtZ_mode_Msk
                                             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)
/*! < MVFR1: FtZ mode bits Mask */
/* Media and FP Feature Register 2 */
/*@} end of group CMSIS_FPU */
#endif
/** \ingroup CMSIS_core_register
                                     Core Debug Registers (CoreDebug)
    \defgroup CMSIS_CoreDebug
    \brief
                Type definitions for the Core Debug Registers
 @{
/** \brief Structure type to access the Core Debug Register (CoreDebug).
 */
typedef struct
   _IO uint32_t DHCSR;
                                          /*!< Offset: 0x000 (R/W)
                                                                     Debug Halting
Control and Status Register
  __O uint32_t DCRSR;
                                          /*!< Offset: 0x004 ( /W)
                                                                     Debug Core
Register Selector Register
                                   * /
 __IO uint32_t DCRDR;
                                          /*!< Offset: 0x008 (R/W)
                                                                     Debug Core
                                   */
Register Data Register
  __IO uint32_t DEMCR;
                                          /*!< Offset: 0x00C (R/W)
                                                                     Debug Exception
and Monitor Control Register */
} CoreDebug_Type;
/* Debug Halting Control and Status Register */
#define CoreDebug_DHCSR_DBGKEY_Pos
/*!< CoreDebug DHCSR: DBGKEY Position */</pre>
#define CoreDebug_DHCSR_DBGKEY_Msk
                                            (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)
/*!< CoreDebug DHCSR: DBGKEY Mask */
#define CoreDebug_DHCSR_S_RESET_ST_Pos
                                            25
/*!< CoreDebug DHCSR: S_RESET_ST Position */</pre>
#define CoreDebug_DHCSR_S_RESET_ST_Msk
                                            (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)
/*!< CoreDebug DHCSR: S_RESET_ST Mask */
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos
                                            24
```

```
/*!< CoreDebug DHCSR: S_RETIRE_ST Position */</pre>
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk
                                             (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)
/*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
#define CoreDebug_DHCSR_S_LOCKUP_Pos
                                             19
/*!< CoreDebug DHCSR: S LOCKUP Position */</pre>
#define CoreDebug_DHCSR_S_LOCKUP_Msk
                                             (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)
/*!< CoreDebug DHCSR: S_LOCKUP Mask */
#define CoreDebug_DHCSR_S_SLEEP_Pos
                                             18
/*!< CoreDebug DHCSR: S_SLEEP Position */</pre>
#define CoreDebug_DHCSR_S_SLEEP_Msk
                                             (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)
/*!< CoreDebug DHCSR: S_SLEEP Mask */
#define CoreDebug_DHCSR_S_HALT_Pos
                                             17
/*!< CoreDebug DHCSR: S_HALT Position */</pre>
#define CoreDebug_DHCSR_S_HALT_Msk
                                             (1UL << CoreDebug_DHCSR_S_HALT_Pos)
/*!< CoreDebug DHCSR: S_HALT Mask */
#define CoreDebug DHCSR S REGRDY Pos
                                             16
/*!< CoreDebug DHCSR: S_REGRDY Position */</pre>
#define CoreDebug_DHCSR_S_REGRDY_Msk
                                             (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)
/*!< CoreDebug DHCSR: S_REGRDY Mask */
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos
/*!< CoreDebug DHCSR: C_SNAPSTALL Position */</pre>
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk
                                             (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)</pre>
/*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
                                              3
#define CoreDebug_DHCSR_C_MASKINTS_Pos
/*!< CoreDebug DHCSR: C_MASKINTS Position */</pre>
#define CoreDebug_DHCSR_C_MASKINTS_Msk
                                             (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)
/*!< CoreDebug DHCSR: C_MASKINTS Mask */
#define CoreDebug_DHCSR_C_STEP_Pos
                                              2
/*!< CoreDebug DHCSR: C_STEP Position */</pre>
#define CoreDebug_DHCSR_C_STEP_Msk
                                             (1UL << CoreDebug_DHCSR_C_STEP_Pos)
/*!< CoreDebug DHCSR: C_STEP Mask */
#define CoreDebug_DHCSR_C_HALT_Pos
                                              1
/*!< CoreDebug DHCSR: C_HALT Position */</pre>
#define CoreDebug_DHCSR_C_HALT_Msk
                                             (1UL << CoreDebug_DHCSR_C_HALT_Pos)
/*!< CoreDebug DHCSR: C_HALT Mask */
#define CoreDebug_DHCSR_C_DEBUGEN_Pos
                                              0
/*!< CoreDebug DHCSR: C_DEBUGEN Position */</pre>
                                             (1UL /*<<
#define CoreDebug_DHCSR_C_DEBUGEN_Msk
CoreDebug_DHCSR_C_DEBUGEN_Pos*/)
                                       /*! < CoreDebug DHCSR: C_DEBUGEN Mask */
/* Debug Core Register Selector Register */
#define CoreDebug_DCRSR_REGWnR_Pos
                                             16
/*!< CoreDebug DCRSR: REGWnR Position */</pre>
#define CoreDebug DCRSR REGWnR Msk
                                             (1UL << CoreDebug_DCRSR_REGWnR_Pos)
/*! < CoreDebug DCRSR: REGWnR Mask */
#define CoreDebug_DCRSR_REGSEL_Pos
                                              0
/*!< CoreDebug DCRSR: REGSEL Position */</pre>
#define CoreDebug_DCRSR_REGSEL_Msk
                                             (0x1FUL /*<<
CoreDebug_DCRSR_REGSEL_Pos*/)
                                   /*!< CoreDebug DCRSR: REGSEL Mask */</pre>
```

```
/* Debug Exception and Monitor Control Register */
#define CoreDebug_DEMCR_TRCENA_Pos
/*!< CoreDebug DEMCR: TRCENA Position */</pre>
#define CoreDebug_DEMCR_TRCENA_Msk
                                              (1UL << CoreDebug_DEMCR_TRCENA_Pos)
/*!< CoreDebug DEMCR: TRCENA Mask */</pre>
                                              19
#define CoreDebug_DEMCR_MON_REQ_Pos
/*!< CoreDebug DEMCR: MON_REQ Position */</pre>
#define CoreDebug_DEMCR_MON_REQ_Msk
                                              (1UL << CoreDebug_DEMCR_MON_REQ_Pos)
/*!< CoreDebug DEMCR: MON_REQ Mask */</pre>
#define CoreDebug DEMCR MON STEP Pos
                                              18
/*!< CoreDebug DEMCR: MON_STEP Position */</pre>
#define CoreDebug_DEMCR_MON_STEP_Msk
                                              (1UL << CoreDebug_DEMCR_MON_STEP_Pos)
/*!< CoreDebug DEMCR: MON_STEP Mask */</pre>
#define CoreDebug_DEMCR_MON_PEND_Pos
                                              17
/*!< CoreDebug DEMCR: MON_PEND Position */</pre>
#define CoreDebug DEMCR MON PEND Msk
                                              (1UL << CoreDebug_DEMCR_MON_PEND_Pos)
/*!< CoreDebug DEMCR: MON_PEND Mask */</pre>
#define CoreDebug_DEMCR_MON_EN_Pos
                                              16
/*!< CoreDebug DEMCR: MON_EN Position */</pre>
#define CoreDebug_DEMCR_MON_EN_Msk
                                              (1UL << CoreDebug_DEMCR_MON_EN_Pos)</pre>
/*!< CoreDebug DEMCR: MON_EN Mask */</pre>
#define CoreDebug_DEMCR_VC_HARDERR_Pos
                                              10
/*!< CoreDebug DEMCR: VC_HARDERR Position */</pre>
#define CoreDebug_DEMCR_VC_HARDERR_Msk
                                              (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)
/*!< CoreDebug DEMCR: VC_HARDERR Mask */</pre>
#define CoreDebug_DEMCR_VC_INTERR_Pos
/*!< CoreDebug DEMCR: VC_INTERR Position */</pre>
#define CoreDebug_DEMCR_VC_INTERR_Msk
                                              (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)
/*!< CoreDebug DEMCR: VC_INTERR Mask */</pre>
#define CoreDebug_DEMCR_VC_BUSERR_Pos
                                               8
/*!< CoreDebug DEMCR: VC_BUSERR Position */</pre>
#define CoreDebug_DEMCR_VC_BUSERR_Msk
                                              (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)
/*!< CoreDebug DEMCR: VC_BUSERR Mask */</pre>
#define CoreDebug_DEMCR_VC_STATERR_Pos
                                               7
/*!< CoreDebug DEMCR: VC_STATERR Position */</pre>
#define CoreDebug_DEMCR_VC_STATERR_Msk
                                              (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)
/*!< CoreDebug DEMCR: VC_STATERR Mask */</pre>
#define CoreDebug_DEMCR_VC_CHKERR_Pos
                                               6
/*!< CoreDebug DEMCR: VC_CHKERR Position */</pre>
#define CoreDebug_DEMCR_VC_CHKERR_Msk
                                              (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)
/*!< CoreDebug DEMCR: VC_CHKERR Mask */</pre>
#define CoreDebug DEMCR VC NOCPERR Pos
                                               5
/*!< CoreDebug DEMCR: VC_NOCPERR Position */</pre>
#define CoreDebug_DEMCR_VC_NOCPERR_Msk
                                              (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)
/*!< CoreDebug DEMCR: VC_NOCPERR Mask */
#define CoreDebug_DEMCR_VC_MMERR_Pos
/*!< CoreDebug DEMCR: VC_MMERR Position */</pre>
```

```
#define CoreDebug_DEMCR_VC_MMERR_Msk
                                             (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)
/*! < CoreDebug DEMCR: VC_MMERR Mask */
#define CoreDebug_DEMCR_VC_CORERESET_Pos
                                              0
/*!< CoreDebug DEMCR: VC_CORERESET Position */</pre>
#define CoreDebug_DEMCR_VC_CORERESET_Msk
                                             (1UL /*<<
CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug_DEMCR: VC_CORERESET_Mask */
/*@} end of group CMSIS_CoreDebug */
/** \ingroup
                CMSIS_core_register
    \defgroup
                CMSIS core base
                                     Core Definitions
    \brief
                Definitions for base addresses, unions, and structures.
 @{
 */
/* Memory mapping of Cortex-M4 Hardware */
#define SCS_BASE
                             (0xE000E000UL)
                                                                         /*!< System
                             */
Control Space Base Address
#define ITM_BASE
                                                                         /*!< ITM Base
                             (0xE0000000UL)
Address
                             (0xE0001000UL)
#define DWT_BASE
                                                                         /*!< DWT Base
Address
#define TPI_BASE
                             (0xE0040000UL)
                                                                         /*!< TPI Base
Address
#define CoreDebug_BASE
                             (0xE000EDF0UL)
                                                                         /*!< Core
Debug Base Address
                             (SCS_BASE +
#define SysTick_BASE
                                          0x0010UL)
                                                                         /*!< SysTick
Base Address
#define NVIC_BASE
                                                                         /*!< NVIC
                             (SCS_BASE +
                                          0x0100UL)
Base Address
                               */
#define SCB BASE
                             (SCS_BASE +
                                          0x0D00UL)
                                                                         /*!< System
Control Block Base Address
                             ((SCnSCB_Type
#define SCnSCB
                                               * )
                                                      SCS BASE
                                                                         /*!< System
control Register not in SCB
                             ((SCB_Type
                                               *)
                                                                         /*!< SCB
#define SCB
                                                      SCB_BASE
                                                                     )
configuration struct
                                */
#define SvsTick
                             ((SysTick_Type
                                                      SysTick_BASE
                                                                         /*!< SysTick
configuration struct
                             ((NVIC_Type
                                               * )
                                                      NVIC_BASE
#define NVIC
                                                                         /*!< NVIC
configuration struct
                               */
#define ITM
                             ((ITM_Type
                                               *)
                                                      ITM_BASE
                                                                         /*!< ITM
                                                                     )
                                */
configuration struct
                                               * )
#define DWT
                             ((DWT_Type
                                                      DWT_BASE
                                                                     )
                                                                         /*!< DWT
                                */
configuration struct
#define TPI
                             ((TPI_Type
                                               * )
                                                      TPI_BASE
                                                                         /*!< TPI
                                                                     )
configuration struct
#define CoreDebug
                             ((CoreDebug_Type *)
                                                      CoreDebug_BASE)
                                                                         /*!< Core
Debug configuration struct
#if ( MPU PRESENT == 1)
  #define MPU_BASE
                             (SCS_BASE +
                                          0x0D90UL)
                                                                         /*!< Memory
Protection Unit
  #define MPU
                             ((MPU_Type
                                               * )
                                                      MPU_BASE
                                                                         /*!< Memory
Protection Unit
#endif
```

```
#if (__FPU_PRESENT == 1)
 #define FPU BASE
                           (SCS_BASE + 0x0F30UL)
                                                                    /*!< Floating
Point Unit
                           ((FPU_Type
 #define FPU
                                            * )
                                                   FPU BASE ) /*!< Floating
Point Unit
#endif
/*@} */
                 Hardware Abstraction Layer
 Core Function Interface contains:
  - Core NVIC Functions
  - Core SysTick Functions
 - Core Debug Functions
  - Core Register Access Functions
/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
NVIC functions
############# */
/** \ingroup CMSIS_Core_FunctionInterface
   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
               Functions that manage interrupts and exceptions via the NVIC.
   \brief
   @{
/** \brief Set Priority Grouping
 The function sets the priority grouping field using the required unlock sequence.
 The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP
field.
 Only values from 0..7 are used.
 In case of a conflict between priority grouping and available
 priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
                    PriorityGroup Priority grouping field.
   \param [in]
 _STATIC_INLINE    void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 uint32_t reg_value;
 uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);
only values 0..7 are used
  reg_value = SCB->AIRCR;
                                  */
read old register configuration
 reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));
/* clear bits to change
  reg_value = (reg_value
               ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos)</pre>
               (PriorityGroupTmp << 8)</pre>
                                                             );
Insert write key and priorty group */
 SCB->AIRCR = reg_value;
}
```

```
/** \brief Get Priority Grouping
      The function reads the priority grouping field from the NVIC Interrupt
Controller.
                                                                                                    Priority grouping field (SCB->AIRCR [10:8] PRIGROUP
              \return
field).
    _STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
      return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >>
SCB_AIRCR_PRIGROUP_Pos));
/** \brief Enable External Interrupt
              The function enables a device-specific interrupt in the NVIC interrupt
controller.
              \param [in]
                                                                             IRQn External interrupt number. Value cannot be negative.
      _STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
      NVIC -> ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(
(int32_t)IRQn) & 0x1FUL));
/** \brief Disable External Interrupt
              The function disables a device-specific interrupt in the NVIC interrupt
controller.
               \param [in]
                                                                             IRQn External interrupt number. Value cannot be negative.
       STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
      NVIC - ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(i
(int32_t)IRQn) & 0x1FUL));
/** \brief Get Pending Interrupt
              The function reads the pending register in the NVIC and returns the pending bit
              for the specified interrupt.
              \param [in]
                                                                             IRQn Interrupt number.
              \return
                                                                                                   Interrupt status is not pending.
              \return
                                                                                        1
                                                                                                Interrupt status is pending.
      _STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
       return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL <<
(((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
```

```
}
/** \brief Set Pending Interrupt
         The function sets the pending bit of an external interrupt.
                                                 IRQn Interrupt number. Value cannot be negative.
         \param [in]
   _STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
    NVIC - SPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)(int32_t)(int32_t)))
(int32_t)IRQn) & 0x1FUL));
/** \brief Clear Pending Interrupt
         The function clears the pending bit of an external interrupt.
                                                 IRQn External interrupt number. Value cannot be negative.
         \param [in]
    NVIC - ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(i
(int32_t)IRQn) & 0x1FUL));
}
/** \brief Get Active Interrupt
         The function reads the active register in NVIC and returns the active bit.
         \param [in]
                                                            Interrupt number.
                                                 IRQn
                                                              Interrupt status is not active.
         \return
         \return
                                                       1
                                                              Interrupt status is active.
    STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
    return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL <<
(((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
/** \brief Set Interrupt Priority
         The function sets the priority of an interrupt.
         \note The priority cannot be set for every core interrupt.
         \param [in]
                                                 IRQn
                                                             Interrupt number.
         \param [in]
                                       priority Priority to set.
    STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
    if((int32_t)IRQn < 0) {
         SCB->SHPR[(((uint32_t)(int32_t)IRQn) \& 0xFUL)-4UL] = (uint8_t)((priority << (8))
   __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
```

```
}
  else {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]
                                                       = (uint8_t)((priority << (8
   _NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
/** \brief Get Interrupt Priority
    The function reads the priority of an interrupt. The interrupt
    number can be positive to specify an external (device specific)
    interrupt, or negative to specify an internal (core) interrupt.
    \param [in]
                  IRQn
                        Interrupt number.
    \return
                        Interrupt Priority. Value is aligned automatically to the
implemented
                        priority bits of the microcontroller.
 _STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
  if((int32_t)IRQn < 0) {
    return(((uint32_t)SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8 -
  NVIC_PRIO_BITS)));
  else {
    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]
                                                                         >> (8 -
  NVIC_PRIO_BITS)));
  }
}
/** \brief Encode Priority
    The function encodes the priority for an interrupt with the given priority
group,
    preemptive priority value, and subpriority value.
    In case of a conflict between priority grouping and available
    priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
                    PriorityGroup
                                   Used priority group.
    \param [in]
                                   Preemptive priority value (starting from 0).
    \param [in]
                  PreemptPriority
    \param [in]
                                   Subpriority value (starting from 0).
                      SubPriority
    \return
                                   Encoded priority. Value can be used in the
function \ref NVIC_SetPriority().
 */
 STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t
PreemptPriority, uint32_t SubPriority)
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values
0..7 are used
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ?
(uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits
                      = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) <
```

```
(uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)
(__NVIC_PRIO_BITS));
  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) <<
SubPriorityBits) |
           ((SubPriority
                             & (uint32_t)((1UL << (SubPriorityBits
                                                                     )) - 1UL)))
         );
}
/** \brief Decode Priority
    The function decodes an interrupt priority value with a given priority group to
    preemptive priority value and subpriority value.
    In case of a conflict between priority grouping and available
    priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
                                   Priority value, which can be retrieved with the
    \param [in]
                        Priority
function \ref NVIC_GetPriority().
    \param [in]
                    PriorityGroup Used priority group.
    \param [out] pPreemptPriority
                                   Preemptive priority value (starting from 0).
    \param [out]
                     pSubPriority Subpriority value (starting from 0).
 _STATIC_INLINE    void NVIC_DecodePriority (uint32_t Priority, uint32_t
PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values
0..7 are used
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ?
(uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
                      = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) <
  SubPriorityBits
(uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)
(__NVIC_PRIO_BITS));
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL <<
(PreemptPriorityBits)) - 1UL);
  *pSubPriority
                    = (Priority
                                                  ) & (uint32_t)((1UL <<
                    )) - 1UL);
(SubPriorityBits
/** \brief System Reset
    The function initiates a system reset request to reset the MCU.
  STATIC_INLINE void NVIC_SystemReset(void)
                                                                     /* Ensure all
    _DSB();
outstanding memory accesses included
                                                                        buffered
write are completed before reset */
  SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
                            SCB_AIRCR_SYSRESETREQ_Msk
                                                                     /* Keep
                                                          );
priority group unchanged */
```

```
/* Ensure
   DSB();
completion of memory access */
                                                               /* wait until
 while(1) { __NOP(); }
reset */
}
/*@} end of CMSIS_Core_NVICFunctions */
* /
/** \ingroup CMSIS_Core_FunctionInterface
   \defgroup CMSIS_Core_FpuFunctions FPU Functions
   \brief
              Function that provides FPU type.
   @{
 */
/**
 \fn
             uint32_t SCB_GetFPUType(void)
 \brief
             get FPU type
 \returns
  - \b 0: No FPU
  - \b 1: Single precision FPU
  - \b 2: Double + Single precision FPU
 STATIC_INLINE uint32_t SCB_GetFPUType(void)
 uint32_t mvfr0;
 mvfr0 = SCB->MVFR0;
           ((mvfr0 \& 0x00000FF0UL) == 0x220UL) {
                       // Double + Single precision FPU
   return 2UL;
 } else if ((mvfr0 & 0x00000FF0UL) == 0x020UL) {
                      // Single precision FPU
   return 1UL;
 } else {
                    // No FPU
   return OUL;
}
/*@} end of CMSIS_Core_FpuFunctions */
/* ########################### Cache functions
############ */
/** \ingroup CMSIS_Core_FunctionInterface
   \defgroup CMSIS_Core_CacheFunctions Cache Functions
   \brief
              Functions that configure Instruction and Data cache.
   @{
/* Cache Size ID Register Macros */
#define CCSIDR_WAYS(x)
                             (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >>
SCB_CCSIDR_ASSOCIATIVITY_Pos)
#define CCSIDR_SETS(x)
                             (((x) & SCB_CCSIDR_NUMSETS_Msk
                                                              ) >>
SCB_CCSIDR_NUMSETS_Pos
                          )
#define CCSIDR_LSSHIFT(x)
                             (((x) & SCB_CCSIDR_LINESIZE_Msk
                                                              ) /*>>
SCB_CCSIDR_LINESIZE_Pos*/ )
```

```
/** \brief Enable I-Cache
   The function turns on I-Cache
 _STATIC_INLINE void SCB_EnableICache (void)
 #if (__ICACHE_PRESENT == 1)
   __DSB();
    __ISB();
                                          // invalidate I-Cache
   SCB->ICIALLU = OUL;
   SCB->CCR |= (uint32_t)SCB_CCR_IC_Msk; // enable I-Cache
   __DSB();
    __ISB();
 #endif
}
/** \brief Disable I-Cache
   The function turns off I-Cache
 _STATIC_INLINE void SCB_DisableICache (void)
 #if (__ICACHE_PRESENT == 1)
   __DSB();
    __ISB();
   SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk; // disable I-Cache
   SCB->ICIALLU = 0UL;
                                          // invalidate I-Cache
   ___DSB();
    __ISB();
 #endif
/** \brief Invalidate I-Cache
   The function invalidates I-Cache
 #if (__ICACHE_PRESENT == 1)
   __DSB();
    __ISB();
   SCB->ICIALLU = OUL;
   __DSB();
    __ISB();
 #endif
/** \brief Enable D-Cache
   The function turns on D-Cache
__STATIC_INLINE void SCB_EnableDCache (void)
 #if (__DCACHE_PRESENT == 1)
```

```
uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;
   SCB->CSSELR = (OUL << 1) | OUL;
                                           // Level 1 data cache
   ccsidr = SCB->CCSIDR;
           = (uint32 t)(CCSIDR SETS(ccsidr));
    sshift = (uint32_t)(CCSIDR_LSSHIFT(ccsidr) + 4UL);
           = (uint32_t)(CCSIDR_WAYS(ccsidr));
   wshift = (uint32_t)((uint32_t)_CLZ(ways) \& 0x1FUL);
   __DSB();
   do {
                                           // invalidate D-Cache
         uint32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));</pre>
              SCB->DCISW = sw;
            } while(tmpways--);
        } while(sets--);
   __DSB();
   SCB->CCR |= (uint32_t)SCB_CCR_DC_Msk; // enable D-Cache
   __DSB();
    __ISB();
 #endif
}
/** \brief Disable D-Cache
   The function turns off D-Cache
 _STATIC_INLINE void SCB_DisableDCache (void)
 #if (__DCACHE_PRESENT == 1)
   uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;
   SCB->CSSELR = (OUL << 1) | OUL;
                                            // Level 1 data cache
   ccsidr = SCB->CCSIDR;
           = (uint32_t)(CCSIDR_SETS(ccsidr));
    sshift = (uint32_t)(CCSIDR_LSSHIFT(ccsidr) + 4UL);
           = (uint32_t)(CCSIDR_WAYS(ccsidr));
   wshift = (uint32_t)((uint32_t)_CLZ(ways) \& 0x1FUL);
    __DSB();
   SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk; // disable D-Cache
   do {
                                            // clean & invalidate D-Cache
         uint32_t tmpways = ways;
              sw = ((tmpways << wshift) | (sets << sshift));</pre>
              SCB->DCCISW = sw;
            } while(tmpways--);
        } while(sets--);
```

```
_DSB();
     _ISB();
  #endif
}
/** \brief Invalidate D-Cache
    The function invalidates D-Cache
 _STATIC_INLINE void SCB_InvalidateDCache (void)
 #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;
   SCB->CSSELR = (0UL << 1) | 0UL;
                                            // Level 1 data cache
   ccsidr = SCB->CCSIDR;
           = (uint32_t)(CCSIDR_SETS(ccsidr));
    sshift = (uint32_t)(CCSIDR_LSSHIFT(ccsidr) + 4UL);
           = (uint32_t)(CCSIDR_WAYS(ccsidr));
   wshift = (uint32_t)((uint32_t)_CLZ(ways) \& 0x1FUL);
   __DSB();
                                             // invalidate D-Cache
   do {
         uint32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));</pre>
              SCB->DCISW = sw;
            } while(tmpways--);
        } while(sets--);
    __DSB();
     _ISB();
  #endif
/** \brief Clean D-Cache
   The function cleans D-Cache
 _STATIC_INLINE void SCB_CleanDCache (void)
 #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
   uint32_t sets, ways;
   SCB->CSSELR = (OUL << 1) | OUL;
                                            // Level 1 data cache
    ccsidr = SCB->CCSIDR;
            = (uint32_t)(CCSIDR_SETS(ccsidr));
    sshift = (uint32_t)(CCSIDR_LSSHIFT(ccsidr) + 4UL);
           = (uint32_t)(CCSIDR_WAYS(ccsidr));
   wshift = (uint32_t)((uint32_t)_CLZ(ways) \& 0x1FUL);
   __DSB();
    do {
                                             // clean D-Cache
```

```
uint32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));</pre>
              SCB->DCCSW = sw;
            } while(tmpways--);
        } while(sets--);
    __DSB();
     _ISB();
  #endif
}
/** \brief Clean & Invalidate D-Cache
    The function cleans and Invalidates D-Cache
 _STATIC_INLINE void SCB_CleanInvalidateDCache (void)
 #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;
    SCB->CSSELR = (OUL << 1) | OUL;
                                             // Level 1 data cache
    ccsidr = SCB->CCSIDR;
            = (uint32_t)(CCSIDR_SETS(ccsidr));
    sshift = (uint32_t)(CCSIDR_LSSHIFT(ccsidr) + 4UL);
            = (uint32_t)(CCSIDR_WAYS(ccsidr));
    wshift = (uint32_t)((uint32_t)_CLZ(ways) \& 0x1FUL);
    __DSB();
    do {
                                             // clean & invalidate D-Cache
         uint32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));</pre>
              SCB->DCCISW = sw;
            } while(tmpways--);
        } while(sets--);
    __DSB();
     _ISB();
  #endif
}
 \fn
               void SCB_InvalidateDCache_by_Addr(volatile uint32_t *addr, int32_t
dsize)
  \brief
               D-Cache Invalidate by address
               addr
                       address (aligned to 32-byte boundary)
  \param[in]
                       size of memory block (in number of bytes)
 \param[in]
               dsize
  STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
 #if (__DCACHE_PRESENT == 1)
    int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t)addr;
    uint32_t linesize = 32UL;
                                             // in Cortex-M7 size of cache line is
```

```
fixed to 8 words (32 bytes)
    __DSB();
   while (op_size > 0) {
      SCB->DCIMVAC = op_addr;
      op_addr +=
                          linesize;
      op_size -= (int32_t)linesize;
   __DSB();
    __ISB();
 #endif
}
/**
  \fn
               void SCB_CleanDCache_by_Addr(volatile uint32_t *addr, int32_t dsize)
               D-Cache Clean by address
  \brief
                       address (aligned to 32-byte boundary)
  \param[in]
               addr
                       size of memory block (in number of bytes)
  \param[in]
               dsize
 _STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
 #if (__DCACHE_PRESENT == 1)
    int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t) addr;
    uint32_t linesize = 32UL;
                                             // in Cortex-M7 size of cache line is
fixed to 8 words (32 bytes)
    __DSB();
   while (op_size > 0) {
      SCB->DCCMVAC = op_addr;
      op addr +=
                          linesize;
      op_size -= (int32_t)linesize;
      DSB();
     _ISB();
  #endif
}
               void SCB_CleanInvalidateDCache_by_Addr(volatile uint32_t *addr,
 \fn
int32_t dsize)
               D-Cache Clean and Invalidate by address
  \brief
  \param[in]
               addr
                       address (aligned to 32-byte boundary)
 \param[in]
               dsize
                       size of memory block (in number of bytes)
 _STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t
dsize)
  #if (__DCACHE_PRESENT == 1)
    int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t) addr;
    uint32_t linesize = 32UL;
                                             // in Cortex-M7 size of cache line is
fixed to 8 words (32 bytes)
```

```
__DSB();
   while (op_size > 0) {
     SCB->DCCIMVAC = op_addr;
     op addr +=
     op_size -= (int32_t)linesize;
   __DSB();
    _ISB();
  #endif
}
/*@} end of CMSIS_Core_CacheFunctions */
SysTick function
/** \ingroup CMSIS_Core_FunctionInterface
    \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
    \brief
               Functions that configure the System.
 @{
 */
#if (__Vendor_SysTickConfig == 0)
/** \brief System Tick Configuration
    The function initializes the System Timer and its interrupt, and starts the
System Tick Timer.
    Counter is in free running mode to generate periodic interrupts.
    \param [in] ticks Number of ticks between two interrupts.
    \return
                       Function succeeded.
                    0
    \return
                    1 Function failed.
             When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
    function <br/>
<br/>
function <br/>
<br/>
fick_Config</b> is not included. In this case, the file
<b><i>device</i>.h</b>
   must contain a vendor-specific implementation of this function.
 _STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); } /* Reload value
impossible */
  SysTick -> LOAD = (uint32_t)(ticks - 1UL);
                                                                  /* set reload
register */
 NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority
for Systick Interrupt */
 SysTick->VAL = OUL;
                                                                 /* Load the
SysTick Counter Value */
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                  SysTick_CTRL_TICKINT_Msk
```

```
SysTick_CTRL_ENABLE_Msk;
                                                                   /* Enable
SysTick IRQ and SysTick Timer */
                                                                   /* Function
 return (OUL);
successful */
}
#endif
/*@} end of CMSIS_Core_SysTickFunctions */
/* ############################ Debug In/Output function
/** \ingroup CMSIS_Core_FunctionInterface
   \defgroup CMSIS_core_DebugFunctions ITM Functions
   \brief Functions that access the ITM debug interface.
 @{
 */
extern volatile int32_t ITM_RxBuffer;
                                                        /*!< External variable to
receive characters.
                                             0x5AA55AA5 /*!< Value identifying</pre>
#define
                       ITM RXBUFFER EMPTY
\ref ITM_RxBuffer is ready for next character. */
/** \brief ITM Send Character
   The function transmits a character via the ITM channel 0, and
   \li Just returns when no debugger is connected that has booked the output.
   \li Is blocking when a debugger is connected, but the previous character sent
has not been transmitted.
   \param [in]
                 ch Character to transmit.
   \returns
                       Character to transmit.
 * /
 STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
                                                  /* ITM enabled */
/* ITM Port #0 enabled */
 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != OUL) &&
     ((ITM->TER & 1UL
                                   ) != OUL) )
   while (ITM->PORT[0].u32 == 0UL) { \_NOP(); }
   ITM->PORT[0].u8 = (uint8_t)ch;
 return (ch);
/** \brief ITM Receive Character
   The function inputs a character via the external variable \ref ITM_RxBuffer.
   \return
                       Received character.
    \return
                   -1 No character pending.
 _STATIC_INLINE int32_t ITM_ReceiveChar (void) {
 int32_t ch = -1;
                                            /* no character available */
```

```
if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) {
   ch = ITM_RxBuffer;
   ITM_RxBuffer = ITM_RXBUFFER_EMPTY;  /* ready for next character */
 return (ch);
/** \brief ITM Check Character
   The function checks whether a character is pending for reading in the
variable \ref ITM RxBuffer.
   \return
                  0 No character available.
   \return
                  1 Character available.
__STATIC_INLINE int32_t ITM_CheckChar (void) {
 if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) {
                                           /* no character available */
   return (0);
 } else {
                                           /*
   return (1);
                                                 character available */
 }
}
/*@} end of CMSIS_core_DebugFunctions */
#ifdef __cplusplus
}
#endif
#endif /* __CORE_CM7_H_DEPENDANT */
#endif /* __CMSIS_GENERIC */
* @file
           core_cmFunc.h
 * @brief
           CMSIS Cortex-M Core Function Access Header File
 * @version V4.10
 * @date
           18. March 2015
  @note
 /* Copyright (c) 2009 - 2015 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are met:
  - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
  - Redistributions in binary form must reproduce the above copyright
    notice, this list of conditions and the following disclaimer in the
    documentation and/or other materials provided with the distribution.
  - Neither the name of ARM nor the names of its contributors may be used
    to endorse or promote products derived from this software without
```

specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

*,

```
#ifndef ___CORE_CMFUNC_H
#define ___CORE_CMFUNC_H
/** \ingroup CMSIS_Core_FunctionInterface
   \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 @{
 */
#if defined ( __CC_ARM ) /*------RealView Compiler
----*/
/* ARM armcc specific functions */
#if (__ARMCC_VERSION < 400677)
 #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
#endif
/* intrinsic void __enable_irq();
/* intrinsic void __disable_irq();
/** \brief Get Control Register
   This function returns the content of the Control Register.
   \return
                      Control Register value
 _STATIC_INLINE uint32_t __get_CONTROL(void)
 register uint32_t __regControl __ASM("control");
 return(__regControl);
/** \brief Set Control Register
   This function writes the given value to the Control Register.
   \param [in] control Control Register value to set
__STATIC_INLINE void __set_CONTROL(uint32_t control) {
```

```
register uint32_t __regControl
                                       __ASM("control");
  __regControl = control;
/** \brief Get IPSR Register
   This function returns the content of the IPSR Register.
                         IPSR Register value
   \return
 _STATIC_INLINE uint32_t __get_IPSR(void)
 register uint32_t __regIPSR
                                      __ASM("ipsr");
 return(__regIPSR);
/** \brief Get APSR Register
   This function returns the content of the APSR Register.
   \return
                         APSR Register value
* /
 _STATIC_INLINE uint32_t __get_APSR(void)
 register uint32_t __regAPSR
                                      __ASM("apsr");
 return(__regAPSR);
}
/** \brief Get xPSR Register
   This function returns the content of the xPSR Register.
   \return
                         xPSR Register value
 */
 register uint32_t __regXPSR
                                      __ASM("xpsr");
 return(__regXPSR);
}
/** \brief Get Process Stack Pointer
   This function returns the current value of the Process Stack Pointer (PSP).
   \return
                         PSP Register value
 */
 _STATIC_INLINE uint32_t __get_PSP(void)
 register uint32_t __regProcessStackPointer __ASM("psp");
 return(__regProcessStackPointer);
}
/** \brief Set Process Stack Pointer
```

```
This function assigns the given value to the Process Stack Pointer (PSP).
                topOfProcStack Process Stack Pointer value to set
   \param [in]
 register uint32_t __regProcessStackPointer
  __regProcessStackPointer = topOfProcStack;
/** \brief Get Main Stack Pointer
   This function returns the current value of the Main Stack Pointer (MSP).
   \return
                      MSP Register value
 register uint32_t __regMainStackPointer
                                       ___ASM("msp");
 return(<u>regMainStackPointer</u>);
/** \brief Set Main Stack Pointer
   This function assigns the given value to the Main Stack Pointer (MSP).
   \param [in]
                topOfMainStack Main Stack Pointer value to set
 _ASM("msp");
 register uint32_t __regMainStackPointer
 __regMainStackPointer = topOfMainStack;
/** \brief Get Priority Mask
   This function returns the current state of the priority mask bit from the
Priority Mask Register.
                      Priority Mask value
   \return
 register uint32_t __regPriMask
                                   __ASM("primask");
 return(__regPriMask);
/** \brief Set Priority Mask
   This function assigns the given value to the Priority Mask Register.
   \param [in]
                priMask Priority Mask
_STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
```

```
register uint32_t __regPriMask
                                     __ASM("primask");
  __regPriMask = (priMask);
         (\_CORTEX_M >= 0x03) || (\_CORTEX_SC >= 300)
/** \brief Enable FIQ
    This function enables FIQ interrupts by clearing the F-bit in the CPSR.
   Can only be executed in Privileged modes.
#define __enable_fault_irq
                                       __enable_fiq
/** \brief Disable FIQ
   This function disables FIQ interrupts by setting the F-bit in the CPSR.
   Can only be executed in Privileged modes.
#define __disable_fault_irq
                                        __disable_fiq
/** \brief Get Base Priority
    This function returns the current value of the Base Priority register.
                         Base Priority register value
    \return
 register uint32_t __regBasePri
                                __ASM("basepri");
 return(__regBasePri);
/** \brief Set Base Priority
   This function assigns the given value to the Base Priority register.
    \param [in]
                  basePri Base Priority value to set
 _STATIC_INLINE void ___set_BASEPRI(uint32_t basePri)
                                       __ASM("basepri");
  register uint32_t __regBasePri
  __regBasePri = (basePri & 0xff);
/** \brief Set Base Priority with condition
    This function assigns the given value to the Base Priority register only if
BASEPRI masking is disabled,
   or the new value increases the BASEPRI priority level.
                  basePri Base Priority value to set
__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri) {
```

```
register uint32_t __regBasePriMax
                                        __ASM("basepri_max");
  _regBasePriMax = (basePri & 0xff);
/** \brief Get Fault Mask
    This function returns the current value of the Fault Mask register.
                          Fault Mask register value
    \return
  _STATIC_INLINE uint32_t __get_FAULTMASK(void)
  register uint32_t __regFaultMask
                                       __ASM("faultmask");
  return(__regFaultMask);
}
/** \brief Set Fault Mask
    This function assigns the given value to the Fault Mask register.
    \param [in]
                   faultMask Fault Mask value to set
  _STATIC_INLINE void ___set_FAULTMASK(uint32_t faultMask)
  register uint32_t __regFaultMask
                                          _ASM("faultmask");
  __regFaultMask = (faultMask & (uint32_t)1);
#endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
          (\_CORTEX_M == 0x04) || (\_CORTEX_M == 0x07)
#if
/** \brief Get FPSCR
    This function returns the current value of the Floating Point Status/Control
register.
    \return
                          Floating Point Status/Control register value
 _STATIC_INLINE uint32_t __get_FPSCR(void)
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
                                    __ASM("fpscr");
  register uint32_t __regfpscr
  return(__regfpscr);
#else
   return(0);
#endif
}
/** \brief Set FPSCR
    This function assigns the given value to the Floating Point Status/Control
register.
    \param [in] fpscr Floating Point Status/Control value to set
```

```
*/
 _STATIC_INLINE void ___set_FPSCR(uint32_t fpscr)
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 register uint32_t __regfpscr
                                __ASM("fpscr");
  __regfpscr = (fpscr);
#endif
#endif /* (__CORTEX_M == 0x04) || (__CORTEX_M == 0x07) */
#elif defined ( __GNUC__ ) /*----- GNU Compiler
/* GNU gcc specific functions */
/** \brief Enable IRQ Interrupts
 This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 Can only be executed in Privileged modes.
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void) {
 __ASM volatile ("cpsie i" : : : "memory");
/** \brief Disable IRQ Interrupts
 This function disables IRQ interrupts by setting the I-bit in the CPSR.
 Can only be executed in Privileged modes.
 __ASM volatile ("cpsid i" : : : "memory");
/** \brief Get Control Register
   This function returns the content of the Control Register.
   \return
                      Control Register value
 uint32_t result;
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 return(result);
/** \brief Set Control Register
   This function writes the given value to the Control Register.
   \param [in]
              control Control Register value to set
```

```
control)
  _ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
/** \brief Get IPSR Register
   This function returns the content of the IPSR Register.
   \return
                   IPSR Register value
*/
 uint32_t result;
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 return(result);
/** \brief Get APSR Register
   This function returns the content of the APSR Register.
                   APSR Register value
   \return
*/
 uint32_t result;
  _ASM volatile ("MRS %0, apsr" : "=r" (result) );
 return(result);
/** \brief Get xPSR Register
   This function returns the content of the xPSR Register.
                   xPSR Register value
   \return
*/
 uint32_t result;
  _ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 return(result);
/** \brief Get Process Stack Pointer
   This function returns the current value of the Process Stack Pointer (PSP).
                   PSP Register value
  \return
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
```

```
register uint32_t result;
  __ASM volatile ("MRS %0, psp\n" : "=r" (result) );
 return(result);
/** \brief Set Process Stack Pointer
   This function assigns the given value to the Process Stack Pointer (PSP).
   \param [in]
                  topOfProcStack Process Stack Pointer value to set
 topOfProcStack)
  __ASM volatile ("MSR psp, %0\n" : : "r" (top0fProcStack) : "sp");
/** \brief Get Main Stack Pointer
   This function returns the current value of the Main Stack Pointer (MSP).
   \return
                        MSP Register value
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 register uint32_t result;
  _ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 return(result);
/** \brief Set Main Stack Pointer
   This function assigns the given value to the Main Stack Pointer (MSP).
   \param [in]
                  topOfMainStack Main Stack Pointer value to set
 _attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t
topOfMainStack)
 __ASM volatile ("MSR msp, %0\n" : : "r" (top0fMainStack) : "sp");
/** \brief Get Priority Mask
   This function returns the current state of the priority mask bit from the
Priority Mask Register.
                        Priority Mask value
   \return
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 uint32_t result;
```

```
_ASM volatile ("MRS %0, primask" : "=r" (result) );
 return(result);
}
/** \brief Set Priority Mask
   This function assigns the given value to the Priority Mask Register.
   \param [in]
                  priMask Priority Mask
 priMask)
   _ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
#if
         (\__CORTEX_M >= 0x03)
/** \brief Enable FIQ
   This function enables FIQ interrupts by clearing the F-bit in the CPSR.
   Can only be executed in Privileged modes.
 _attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
   _ASM volatile ("cpsie f" : : : "memory");
/** \brief Disable FIQ
   This function disables FIQ interrupts by setting the F-bit in the CPSR.
   Can only be executed in Privileged modes.
 _attribute__( ( always_inline ) ) ___STATIC_INLINE void __disable_fault_irq(void)
   ASM volatile ("cpsid f" : : : "memory");
/** \brief Get Base Priority
   This function returns the current value of the Base Priority register.
                        Base Priority register value
   \return
 _attribute__( ( always_inline ) ) __STATIC_INLINE    uint32_t __get_BASEPRI(void)
 uint32_t result;
   _ASM volatile ("MRS %0, basepri" : "=r" (result) );
  return(result);
/** \brief Set Base Priority
```

```
This function assigns the given value to the Base Priority register.
                 basePri Base Priority value to set
   \param [in]
 _attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t
value)
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
/** \brief Set Base Priority with condition
   This function assigns the given value to the Base Priority register only if
BASEPRI masking is disabled,
     or the new value increases the BASEPRI priority level.
                 basePri Base Priority value to set
 value)
{
  __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
/** \brief Get Fault Mask
   This function returns the current value of the Fault Mask register.
                        Fault Mask register value
   \return
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 uint32_t result;
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 return(result);
/** \brief Set Fault Mask
   This function assigns the given value to the Fault Mask register.
                 faultMask Fault Mask value to set
   \param [in]
 _attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t
faultMask)
   _ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
#endif /* (\_CORTEX_M >= 0x03) */
#if
         (\_CORTEX_M == 0x04) \mid | (\_CORTEX_M == 0x07)
```

```
/** \brief Get FPSCR
   This function returns the current value of the Floating Point Status/Control
register.
   \return
                         Floating Point Status/Control register value
_attribute__( ( always_inline ) ) __STATIC_INLINE    uint32_t __get_FPSCR(void)
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 uint32_t result;
 /* Empty asm statement works as a scheduling barrier */
 __ASM volatile ("");
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
  __ASM volatile ("");
 return(result);
#else
  return(0);
#endif
/** \brief Set FPSCR
    This function assigns the given value to the Floating Point Status/Control
register.
   \param [in] fpscr Floating Point Status/Control value to set
 _attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 /* Empty asm statement works as a scheduling barrier */
 __ASM volatile ("");
 __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
   _ASM volatile ("");
#endif
}
#endif /* (__CORTEX_M == 0x04) || (__CORTEX_M == 0x07) */
#elif defined ( __ICCARM__ ) /*----- ICC Compiler
/* IAR iccarm specific functions */
#include <cmsis_iar.h>
#elif defined ( \_TMS470\_ ) /*----- TI CCS Compiler
----*/
/* TI CCS specific functions */
#include <cmsis_ccs.h>
```

#elif defined (__TASKING__) /*---- TASKING Compiler

----*/

/* TASKING carm specific functions */

```
* The CMSIS functions have been implemented as intrinsics in the compiler.
* Please use "carm -?i" to get an up to date list of all intrinsics,
* Including the CMSIS ones.
/* Cosmic specific functions */
#include <cmsis_csm.h>
#endif
/*@} end of CMSIS_Core_RegAccFunctions */
#endif /* __CORE_CMFUNC_H */
/****************************
                       ***********************************
* @file core_cmInstr.h
* @brief CMSIS Cortex-M Core Instruction Access Header File
* @version V4.10
* @date
        18. March 2015
* @note
/* Copyright (c) 2009 - 2014 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are met:
  - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
  - Redistributions in binary form must reproduce the above copyright
    notice, this list of conditions and the following disclaimer in the
    documentation and/or other materials provided with the distribution.
  - Neither the name of ARM nor the names of its contributors may be used
    to endorse or promote products derived from this software without
    specific prior written permission.
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  POSSIBILITY OF SUCH DAMAGE.
  ----*/
#ifndef ___CORE_CMINSTR_H
#define __CORE_CMINSTR_H
```

```
/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  Access to dedicated instructions
  @{
     defined ( __CC_ARM ) /*-----RealView Compiler
/* ARM armcc specific functions */
#if (__ARMCC_VERSION < 400677)</pre>
  #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
#endif
/** \brief No Operation
    No Operation does nothing. This instruction can be used for code alignment
purposes.
 */
#define NOP
                                          __nop
/** \brief Wait For Interrupt
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
#define ___WFI
                                          __wfi
/** \brief Wait For Event
    Wait For Event is a hint instruction that permits the processor to enter
    a low-power state until one of a number of events occurs.
#define __WFE
                                          wfe
/** \brief Send Event
    Send Event is a hint instruction. It causes an event to be signaled to the CPU.
#define ___SEV
                                          sev
/** \brief Instruction Synchronization Barrier
    Instruction Synchronization Barrier flushes the pipeline in the processor,
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
#define __ISB() do {\
                   __schedule_barrier();\
                   __isb(0xF);\
                     schedule_barrier();\
                } while (0)
/** \brief Data Synchronization Barrier
```

```
This function acts as a special kind of Data Memory Barrier.
   It completes when all explicit memory accesses before this instruction
complete.
 */
#define __DSB() do {\
                   _schedule_barrier();\
                  __dsb(0xF);\
                  _schedule_barrier();\
              } while (0)
/** \brief Data Memory Barrier
   This function ensures the apparent order of the explicit memory operations
before
   and after the instruction, without ensuring their completion.
#define __DMB() do {\
                   _schedule_barrier();\
                  __dmb(0xF);\
                  _schedule_barrier();\
              } while (0)
/** \brief Reverse byte order (32 bit)
   This function reverses the byte order in integer value.
                 value Value to reverse
   \param [in]
   \return
                       Reversed value
#define ___REV
                                       rev
/** \brief Reverse byte order (16 bit)
   This function reverses the byte order in two unsigned short values.
   \param [in]
                 value Value to reverse
                       Reversed value
   \return
#ifndef __NO_EMBEDDED_ASM
 _REV16(uint32_t value)
 rev16 r0, r0
 bx lr
}
#endif
/** \brief Reverse byte order in signed short value
   This function reverses the byte order in a signed short value with sign
extension to integer.
    \param [in]
                 value Value to reverse
   \return
                       Reversed value
 * /
#ifndef ___NO_EMBEDDED_ASM
__REVSH(int32_t value)
```

```
revsh r0, r0
 bx lr
#endif
/** \brief Rotate Right in unsigned value (32 bit)
   This function Rotate Right (immediate) provides the value of the contents of a
register rotated by a variable number of bits.
   \param [in]
                  value
                        Value to rotate
   \param [in]
                  value
                        Number of Bits to rotate
   \return
                         Rotated value
#define ___ROR
                                        __ror
/** \brief Breakpoint
   This function causes the processor to enter Debug state.
   Debug tools can use this to investigate system state when the instruction at a
particular address is reached.
                  value is ignored by the processor.
   \param [in]
                  If required, a debugger can use it to store additional
information about the breakpoint.
*/
#define ___BKPT(value)
                                          __breakpoint(value)
/** \brief Reverse bit order of value
   This function reverses the bit order of the given value.
   \param [in]
                  value Value to reverse
   \return
                         Reversed value
         (\_CORTEX_M >= 0x03) || (\_CORTEX_SC >= 300)
#if
 #define ___RBIT
                                        __rbit
#else
 uint32_t result;
 int32_t s = 4 / * sizeof(v) * / * 8 - 1; // extra shift needed at end
 result = value;
                                     // r will be reversed bits of v; first get
LSB of v
 for (value >>= 1; value; value >>= 1)
   result <<= 1;
   result |= value & 1;
   s--;
 result <<= s;
                                    // shift when v's highest bits are zero
 return(result);
#endif
```

```
/** \brief Count leading zeros
    This function counts the number of leading zeros of a data value.
    \param [in] value Value to count the leading zeros
                        number of leading zeros in value
    \return
#define __CLZ
                                          __clz
#if
          (\_CORTEX_M >= 0x03) || (\_CORTEX_SC >= 300)
/** \brief LDR Exclusive (8 bit)
    This function executes a exclusive LDR instruction for 8 bit value.
                   ptr Pointer to data
    \param [in]
    \return
                        value of type uint8_t at (*ptr)
                                          ((uint8_t ) __ldrex(ptr))
#define __LDREXB(ptr)
/** \brief LDR Exclusive (16 bit)
    This function executes a exclusive LDR instruction for 16 bit values.
                   ptr Pointer to data
    \param [in]
    \return
                   value of type uint16_t at (*ptr)
                                          ((uint16_t) __ldrex(ptr))
#define __LDREXH(ptr)
/** \brief LDR Exclusive (32 bit)
    This function executes a exclusive LDR instruction for 32 bit values.
    \param [in]
                   ptr Pointer to data
    \return
                   value of type uint32_t at (*ptr)
#define __LDREXW(ptr)
                                          ((uint32_t ) __ldrex(ptr))
/** \brief STR Exclusive (8 bit)
    This function executes a exclusive STR instruction for 8 bit values.
    \param [in]
                 value Value to store
    \param [in]
                   ptr
                        Pointer to location
    \return
                     0
                        Function succeeded
    \return
                     1
                       Function failed
#define __STREXB(value, ptr)
                                          __strex(value, ptr)
/** \brief STR Exclusive (16 bit)
    This function executes a exclusive STR instruction for 16 bit values.
```

```
\param [in] value Value to store
                   ptr Pointer to location
    \param [in]
    \return
                    0 Function succeeded
    \return
                     1 Function failed
 */
                                         __strex(value, ptr)
#define __STREXH(value, ptr)
/** \brief STR Exclusive (32 bit)
   This function executes a exclusive STR instruction for 32 bit values.
               value Value to store
    \param [in]
    \param [in]
                  ptr Pointer to location
    \return
                    0
                       Function succeeded
    \return
                     1 Function failed
#define __STREXW(value, ptr)
                                          __strex(value, ptr)
/** \brief Remove the exclusive lock
   This function removes the exclusive lock which is created by LDREX.
 */
#define ___CLREX
                                          __clrex
/** \brief Signed Saturate
   This function saturates a signed value.
    \param [in] value Value to be saturated
    \param [in]
                  sat Bit position to saturate to (1..32)
                        Saturated value
    \return
#define __SSAT
                                          __ssat
/** \brief Unsigned Saturate
    This function saturates an unsigned value.
                value Value to be saturated
    \param [in]
    \param [in]
                       Bit position to saturate to (0..31)
                   sat
    \return
                        Saturated value
#define ___USAT
                                          __usat
/** \brief Rotate Right with Extend (32 bit)
   This function moves each bit of a bitstring right by one bit.
    The carry input is shifted in at the left end of the bitstring.
    \param [in]
                   value Value to rotate
   \return
                          Rotated value
```

```
#ifndef __NO_EMBEDDED_ASM
__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t
value)
  rrx r0, r0
  bx lr
#endif
/** \brief LDRT Unprivileged (8 bit)
    This function executes a Unprivileged LDRT instruction for 8 bit value.
                   ptr Pointer to data
    \param [in]
    \return
                        value of type uint8_t at (*ptr)
#define __LDRBT(ptr)
                                          ((uint8_t ) __ldrt(ptr))
/** \brief LDRT Unprivileged (16 bit)
    This function executes a Unprivileged LDRT instruction for 16 bit values.
    \param [in]
                   ptr Pointer to data
    \return
                   value of type uint16_t at (*ptr)
                                          ((uint16_t) __ldrt(ptr))
#define __LDRHT(ptr)
/** \brief LDRT Unprivileged (32 bit)
    This function executes a Unprivileged LDRT instruction for 32 bit values.
                   ptr Pointer to data
    \param [in]
    \return
                   value of type uint32_t at (*ptr)
#define __LDRT(ptr)
                                          ((uint32_t ) __ldrt(ptr))
/** \brief STRT Unprivileged (8 bit)
    This function executes a Unprivileged STRT instruction for 8 bit values.
    \param [in]
               value Value to store
                   ptr Pointer to location
#define __STRBT(value, ptr)
                                          __strt(value, ptr)
/** \brief STRT Unprivileged (16 bit)
    This function executes a Unprivileged STRT instruction for 16 bit values.
    \param [in]
                value Value to store
    \param [in]
                   ptr Pointer to location
#define __STRHT(value, ptr)
                                          __strt(value, ptr)
```

```
/** \brief STRT Unprivileged (32 bit)
   This function executes a Unprivileged STRT instruction for 32 bit values.
   \param [in] value Value to store
   \param [in]
                ptr Pointer to location
                                   __strt(value, ptr)
#define __STRT(value, ptr)
#endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
#elif defined ( \__{\mbox{\footnotesize GNUC}} ) /*----- GNU Compiler
/* GNU gcc specific functions */
/* Define macros for porting to both thumb1 and thumb2.
* For thumb1, use low register (r0-r7), specified by constrant "l"
* Otherwise, use general registers, specified by constrant "r" */
#if defined (__thumb__) && !defined (__thumb2__)
#define __CMSIS_GCC_OUT_REG(r) "=1" (r)
#define __CMSIS_GCC_USE_REG(r) "l" (r)
#else
#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
#define __CMSIS_GCC_USE_REG(r) "r" (r)
#endif
/** \brief No Operation
   No Operation does nothing. This instruction can be used for code alignment
purposes.
_ASM volatile ("nop");
/** \brief Wait For Interrupt
   Wait For Interrupt is a hint instruction that suspends execution
   until one of a number of events occurs.
__ASM volatile ("wfi");
/** \brief Wait For Event
   Wait For Event is a hint instruction that permits the processor to enter
   a low-power state until one of a number of events occurs.
__ASM volatile ("wfe");
```

```
/** \brief Send Event
   Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 _ASM volatile ("sev");
/** \brief Instruction Synchronization Barrier
   Instruction Synchronization Barrier flushes the pipeline in the processor,
   so that all instructions following the ISB are fetched from cache or
   memory, after the instruction has been completed.
 _ASM volatile ("isb 0xF":::"memory");
/** \brief Data Synchronization Barrier
   This function acts as a special kind of Data Memory Barrier.
   It completes when all explicit memory accesses before this instruction
complete.
_ASM volatile ("dsb 0xF":::"memory");
/** \brief Data Memory Barrier
   This function ensures the apparent order of the explicit memory operations
before
   and after the instruction, without ensuring their completion.
 _ASM volatile ("dmb 0xF":::"memory");
/** \brief Reverse byte order (32 bit)
   This function reverses the byte order in integer value.
   \param [in]
              value Value to reverse
   \return
                    Reversed value
 #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 return __builtin_bswap32(value);
```

```
#else
 uint32_t result;
  _ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG
(value) );
 return(result);
#endif
}
/** \brief Reverse byte order (16 bit)
   This function reverses the byte order in two unsigned short values.
   \param [in]
                 value Value to reverse
   \return
                       Reversed value
 uint32_t result;
   _ASM volatile ("rev16 %0, %1" : ___CMSIS_GCC_OUT_REG (result) :
 _CMSIS_GCC_USE_REG (value) );
 return(result);
/** \brief Reverse byte order in signed short value
   This function reverses the byte order in a signed short value with sign
extension to integer.
                 value Value to reverse
   \param [in]
                       Reversed value
   \return
 * /
 #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 return (short)__builtin_bswap16(value);
#else
 uint32_t result;
  _ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) :
__CMSIS_GCC_USE_REG (value) );
 return(result);
#endif
}
/** \brief Rotate Right in unsigned value (32 bit)
   This function Rotate Right (immediate) provides the value of the contents of a
register rotated by a variable number of bits.
   \param [in]
                 value
                      Value to rotate
   \param [in]
                 value
                       Number of Bits to rotate
   \return
                       Rotated value
__attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1,
```

```
uint32_t op2)
 return (op1 >> op2) | (op1 << (32 - op2));
/** \brief Breakpoint
   This function causes the processor to enter Debug state.
   Debug tools can use this to investigate system state when the instruction at a
particular address is reached.
   \param [in]
                  value is ignored by the processor.
                  If required, a debugger can use it to store additional
information about the breakpoint.
*/
#define __BKPT(value)
                                         __ASM volatile ("bkpt "#value)
/** \brief Reverse bit order of value
   This function reverses the bit order of the given value.
   \param [in]
                  value Value to reverse
   \return
                        Reversed value
 uint32_t result;
         (\_CORTEX_M >= 0x03) || (\_CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
                                     // r will be reversed bits of v; first get
  result = value;
LSB of v
  for (value >>= 1; value; value >>= 1)
  {
   result <<= 1;
   result |= value & 1;
   S--;
 result <<= s;
                                   // shift when v's highest bits are zero
#endif
 return(result);
/** \brief Count leading zeros
   This function counts the number of leading zeros of a data value.
   \param [in] value Value to count the leading zeros
                      number of leading zeros in value
    \return
#define ___CLZ
                        __builtin_clz
```

```
#if
        (\_CORTEX_M >= 0x03) || (\_CORTEX_SC >= 300)
/** \brief LDR Exclusive (8 bit)
   This function executes a exclusive LDR instruction for 8 bit value.
                ptr Pointer to data
   \param [in]
   \return
                    value of type uint8_t at (*ptr)
 *addr)
{
   uint32_t result;
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
   __ASM_volatile´("ldrexb_%0, %1" : "=r" (result) : "Q" (*addr) );
#else
   /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
      accepted by assembler. So has to use following less efficient pattern.
    _ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
#endif
  return ((uint8_t) result);
                           /* Add explicit type cast here */
}
/** \brief LDR Exclusive (16 bit)
   This function executes a exclusive LDR instruction for 16 bit values.
                ptr Pointer to data
   \param [in]
   \return
                value of type uint16_t at (*ptr)
 *addr)
{
   uint32_t result;
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
   _ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
#else
   /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
     accepted by assembler. So has to use following less efficient pattern.
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
#endif
  return ((uint16_t) result); /* Add explicit type cast here */
}
/** \brief LDR Exclusive (32 bit)
   This function executes a exclusive LDR instruction for 32 bit values.
   \param [in]
                ptr Pointer to data
   \return
                value of type uint32_t at (*ptr)
 *addr)
```

```
{
   uint32_t result;
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
  return(result);
}
/** \brief STR Exclusive (8 bit)
   This function executes a exclusive STR instruction for 8 bit values.
              value Value to store
   \param [in]
   \param [in]
                 ptr Pointer to location
   \return
                  0 Function succeeded
   \return
                  1 Function failed
 */
 volatile uint8_t *addr)
  uint32_t result;
   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r"
((uint32_t)value) );
  return(result);
}
/** \brief STR Exclusive (16 bit)
   This function executes a exclusive STR instruction for 16 bit values.
   \param [in] value Value to store
   \param [in]
                 ptr
                     Pointer to location
   \return
                     Function succeeded
                  0
   \return
                  1
                     Function failed
 * /
__attribute__((always_inline))    __STATIC_INLINE    uint32_t    __STREXH(uint16_t value,
volatile uint16_t *addr)
  uint32_t result;
   __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r"
((uint32_t)value) );
  return(result);
}
/** \brief STR Exclusive (32 bit)
   This function executes a exclusive STR instruction for 32 bit values.
   \param [in]
               value Value to store
   \param [in]
                 ptr Pointer to location
   \return
                  0
                    Function succeeded
   \return
                   1
                    Function failed
 * /
volatile uint32_t *addr)
```

```
uint32_t result;
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r"
(value));
  return(result);
}
/** \brief Remove the exclusive lock
   This function removes the exclusive lock which is created by LDREX.
 __ASM volatile ("clrex" ::: "memory");
/** \brief Signed Saturate
   This function saturates a signed value.
               value Value to be saturated
   \param [in]
   \param [in]
                  sat
                      Bit position to saturate to (1..32)
   \return
                      Saturated value
#define __SSAT(ARG1, ARG2) \
 uint32_t \_RES, \_ARG1 = (ARG1); \
  __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \
   RES; \
})
/** \brief Unsigned Saturate
   This function saturates an unsigned value.
   \param [in]
               value Value to be saturated
                      Bit position to saturate to (0..31)
   \param [in]
                 sat
   \return
                      Saturated value
*/
#define __USAT(ARG1,ARG2) \
 uint32_t __RES, __ARG1 = (ARG1); \
 __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \
   _RES; \
})
/** \brief Rotate Right with Extend (32 bit)
   This function moves each bit of a bitstring right by one bit.
   The carry input is shifted in at the left end of the bitstring.
   \param [in]
                  value Value to rotate
   \return
                        Rotated value
```

```
*/
 uint32_t result;
  _ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG
(value));
 return(result);
/** \brief LDRT Unprivileged (8 bit)
   This function executes a Unprivileged LDRT instruction for 8 bit value.
   \param [in]
                 ptr Pointer to data
   \return
                     value of type uint8_t at (*ptr)
 _attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t
*addr)
   uint32_t result;
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
   __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*addr) );
#else
   /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
     accepted by assembler. So has to use following less efficient pattern.
   _ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
#endif
  return ((uint8_t) result); /* Add explicit type cast here */
}
/** \brief LDRT Unprivileged (16 bit)
   This function executes a Unprivileged LDRT instruction for 16 bit values.
   \param [in]
                 ptr Pointer to data
   \return
                 value of type uint16_t at (*ptr)
 *addr)
{
   uint32_t result;
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
   ASM volatile ("ldrht %0, %1" : "=r" (result) : \overline{}" (*addr) );
#else
   /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
     accepted by assembler. So has to use following less efficient pattern.
    _ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
#endif
  return ((uint16_t) result); /* Add explicit type cast here */
}
```

```
/** \brief LDRT Unprivileged (32 bit)
   This function executes a Unprivileged LDRT instruction for 32 bit values.
   \param [in]
               ptr Pointer to data
   \return
               value of type uint32_t at (*ptr)
 *addr)
{
   uint32_t result;
   _ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*addr) );
  return(result);
}
/** \brief STRT Unprivileged (8 bit)
   This function executes a Unprivileged STRT instruction for 8 bit values.
   \param [in] value Value to store
   \param [in]
               ptr Pointer to location
 uint8_t *addr)
   _ASM volatile ("strbt %1, %0" : "=Q" (*addr) : "r" ((uint32_t)value) );
}
/** \brief STRT Unprivileged (16 bit)
   This function executes a Unprivileged STRT instruction for 16 bit values.
   \param [in]
             value Value to store
   \param [in]
               ptr Pointer to location
 volatile uint16_t *addr)
   _ASM volatile ("strht %1, %0" : "=Q" (*addr) : "r" ((uint32_t)value) );
}
/** \brief STRT Unprivileged (32 bit)
   This function executes a Unprivileged STRT instruction for 32 bit values.
   \param [in] value Value to store
   \param [in]
               ptr Pointer to location
 uint32_t *addr)
   _ASM volatile ("strt %1, %0" : "=Q" (*addr) : "r" (value) );
}
#endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
```

```
#elif defined ( __ICCARM__ ) /*----- ICC Compiler
/* IAR iccarm specific functions */
#include <cmsis iar.h>
#elif defined ( \_TMS470\_ ) /*----- TI CCS Compiler
----*/
/* TI CCS specific functions */
#include <cmsis_ccs.h>
#elif defined ( __TASKING__ ) /*----- TASKING Compiler
----*/
/* TASKING carm specific functions */
* The CMSIS functions have been implemented as intrinsics in the compiler.
 * Please use "carm -?i" to get an up to date list of all intrinsics,
 * Including the CMSIS ones.
#elif defined ( __CSMC__ ) /*----- COSMIC Compiler
----*/
/* Cosmic specific functions */
#include <cmsis_csm.h>
#endif
/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
#endif /* __CORE_CMINSTR_H */
                         * @file core_cm4.h
* @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File
 * @version V4.10
 * @date
        18. March 2015
 * @note
 **********************************
/* Copyright (c) 2009 - 2015 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are met:
  - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
  - Redistributions in binary form must reproduce the above copyright
    notice, this list of conditions and the following disclaimer in the
    documentation and/or other materials provided with the distribution.
  - Neither the name of ARM nor the names of its contributors may be used
    to endorse or promote products derived from this software without
    specific prior written permission.
```

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE

```
ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  POSSIBILITY OF SUCH DAMAGE.
#if defined ( __ICCARM___ )
#pragma system_include /* treat file as system include file for MISRA check */
#endif
#ifndef ___CORE_CM4_H_GENERIC
#define ___CORE_CM4_H_GENERIC
#ifdef __cplusplus
extern "C" {
#endif
/** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
 CMSIS violates the following MISRA-C:2004 rules:
  \li Required Rule 8.5, object/function definition in header file.<br/>
    Function definitions in header files are used to allow 'inlining'.
  \li Required Rule 18.4, declaration of union type or object of union type:
'{...}'.<br>
    Unions are used for effective representation of core registers.
  \li Advisory Rule 19.7, Function-like macro defined.<br>
    Function-like macros are used to allow more efficient code.
CMSIS definitions
 /** \ingroup Cortex_M4
 @{
/* CMSIS CM4 definitions */
                                                                     /*!<
#define __CM4_CMSIS_VERSION_MAIN (0x04)
[31:16] CMSIS HAL main version
                                                                     /*!<
#define __CM4_CMSIS_VERSION_SUB
                               (0x00)
[15:0] CMSIS HAL sub version
#define ___CM4_CMSIS_VERSION
                               ((__CM4_CMSIS_VERSION_MAIN << 16) | \
                                __CM4_CMSIS_VERSION_SUB
                                                                     /*!<
CMSIS HAL version number
#define ___CORTEX_M
                               (0x04)
                                                                     /*!<
Cortex-M Core
     defined ( __CC_ARM )
#if
```

IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE

```
#define __ASM
                                                                    /*!< asm
                          __asm
keyword for ARM Compiler
 #define __INLINE
                          __inline
                                                                    /*!< inline
                          */
keyword for ARM Compiler
 #define __STATIC_INLINE static __inline
#elif defined ( __GNUC__ )
  #define ___ASM
                          __asm
                                                                    /*!< asm
keyword for GNU Compiler
 #define __INLINE
                                                                    /*!< inline
                          inline
keyword for GNU Compiler
                         */
 #define __STATIC_INLINE static inline
#elif defined ( __ICCARM___ )
 #define ___ASM
                         __asm
                                                                    /*!< asm
keyword for IAR Compiler
 #define __INLINE
                         inline
                                                                    /*!< inline
keyword for IAR Compiler. Only available in High optimization mode! */
 #define __STATIC_INLINE static inline
#elif defined ( __TMS470___ )
 #define __ASM ___asm
                                                                    /*!< asm
keyword for TI CCS Compiler */
 #define __STATIC_INLINE static inline
#elif_defined ( __TASKING___ )
 #define __ASM __asm
                                                                    /*!< asm
keyword for TASKING Compiler */
#define __INLINE inline
                                                                    /*!< inline
keyword for TASKING Compiler */
 #define __STATIC_INLINE static inline
#elif defined ( __CSMC__ )
  #define __packed
 #define ___ASM
                                                                   /*!< asm
keyword for COSMIC Compiler */
  #define __INLINE
                          inline
                                                                   /*use -pc99 on
compile line !< inline keyword for COSMIC Compiler */
 #define __STATIC_INLINE static inline
#endif
/** FPU USED indicates whether an FPU is used or not.
   For this, __FPU_PRESENT has to be checked prior to making use of FPU specific
registers and functions.
#if defined ( ___CC_ARM )
 #if defined __TARGET_FPU_VFP
   #if (__FPU_PRESENT == 1)
     #define ___FPU_USED
    #else
     #warning "Compiler generates FPU instructions for a device without an FPU
(check ___FPU_PRESENT)"
     #define ___FPU_USED
                              0
    #endif
  #else
    #define ___FPU_USED
                              0
  #endif
```

```
#elif defined ( __GNUC__ )
  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
    #if (__FPU_PRESENT == 1)
      #define ___FPU_USED
    #else
      #warning "Compiler generates FPU instructions for a device without an FPU
(check ___FPU_PRESENT)"
      #define ___FPU_USED
                                 0
    #endif
  #else
    #define ___FPU_USED
                                 0
  #endif
#elif defined ( __ICCARM___ )
  #if defined ___ARMVFP_
    #if (__FPU_PRESENT == 1)
      #define ___FPU_USED
    #else
      #warning "Compiler generates FPU instructions for a device without an FPU
(check ___FPU_PRESENT)"
      #define ___FPU_USED
    #endif
  #else
    #define ___FPU_USED
                                0
  #endif
#elif defined ( __TMS470___ )
  #if defined __TI_VFP_SUPPORT__
    #if (__FPU_PRESENT == 1)
      #define ___FPU_USED
    #else
      #warning "Compiler generates FPU instructions for a device without an FPU
(check __FPU_PRESENT)"
      #define ___FPU_USED
    #endif
  #else
    #define ___FPU_USED
  #endif
#elif defined ( __TASKING__ )
  #if defined ___FPU_VFP_
    #if (__FPU_PRESENT == 1)
      #define ___FPU_USED
    #else
      #error "Compiler generates FPU instructions for a device without an FPU
(check ___FPU_PRESENT)"
      #define ___FPU_USED
    #endif
  #else
    #define ___FPU_USED
  #endif
#elif defined ( __CSMC__ )
                                    /* Cosmic */
  #if ( __CSMC__ & 0x400)
                                     // FPU present for parser
    #if (__FPU_PRESENT == 1)
      #define ___FPU_USED
    #else
      #error "Compiler generates FPU instructions for a device without an FPU
(check ___FPU_PRESENT)"
```

```
#define ___FPU_USED
    #endif
  #else
    #define ___FPU_USED
                               0
  #endif
#endif
#include <stdint.h>
                                         /* standard types definitions
                                          /* Core Instruction Access
#include <core_cmInstr.h>
                                         /* Core Function Access
#include <core_cmFunc.h>
#include <core_cmSimd.h>
                                         /* Compiler specific SIMD Intrinsics
#ifdef __cplusplus
#endif
#endif /* __CORE_CM4_H_GENERIC */
#ifndef ___CMSIS_GENERIC
#ifndef ___CORE_CM4_H_DEPENDANT
#define __CORE_CM4_H_DEPENDANT
#ifdef __cplusplus
extern "C" {
#endif
/* check device defines and use defaults */
#if defined __CHECK_DEVICE_DEFINES
  #ifndef ___CM4_REV
    #define ___CM4_REV
                                    0x0000
    #warning "__CM4_REV not defined in device header file; using default!"
  #endif
  #ifndef ___FPU_PRESENT
    #define ___FPU_PRESENT
    #warning "__FPU_PRESENT not defined in device header file; using default!"
  #endif
  #ifndef __MPU_PRESENT
    #define __MPU_PRESENT
                                       0
    #warning "__MPU_PRESENT not defined in device header file; using default!"
  #endif
  #ifndef ___NVIC_PRIO_BITS
    #define __NVIC_PRIO_BITS
    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
  #endif
  #ifndef ___Vendor_SysTickConfig
    #define ___Vendor_SysTickConfig
                                      0
    #warning "__Vendor_SysTickConfig not defined in device header file; using
default!"
 #endif
#endif
```

```
/* IO definitions (access restrictions to peripheral registers) */
   \defgroup CMSIS_glob_defs CMSIS Global Defines
   <strong>IO Type Qualifiers</strong> are used
   \li to specify the access to peripheral variables.
   \li for automatic generation of peripheral register debug information.
#ifdef __cplusplus
                  volatile
                                     /*!< Defines 'read only' permissions</pre>
 #define ___I
#else
           ___I
 #define
                  volatile const
                                     /*!< Defines 'read only' permissions</pre>
#endif
#define
           ___0
                  volatile
                                     /*!< Defines 'write only' permissions
*/
#define
           __IO
                  volatile
                                     /*!< Defines 'read / write' permissions
*/
/*@} end of group Cortex_M4 */
Register Abstraction
 Core Register contain:
 - Core Register
 - Core NVIC Register
 - Core SCB Register
  - Core SysTick Register
  - Core Debug Register
  - Core MPU Register
  - Core FPU Register
/** \defgroup CMSIS_core_register Defines and Type Definitions
   \brief Type definitions and defines for Cortex-M processor based devices.
/** \ingroup
              CMSIS_core_register
   \defgroup CMSIS_CORE Status and Control Registers
   \brief Core Register type definitions.
 @{
/** \brief Union type to access the Application Program Status Register (APSR).
*/
typedef union
 struct
 {
   uint32_t _reserved0:16;
                                     /*!< bit: 0..15 Reserved
   uint32_t GE:4;
                                     /*!< bit: 16..19 Greater than or Equal
flags
           */
   uint32_t _reserved1:7;
                                     /*!< bit: 20..26 Reserved
*/
                                      /*!< bit:
   uint32_t Q:1;
                                                   27 Saturation condition
```

```
flag
    uint32_t V:1;
                                          /*!< bit:
                                                       28 Overflow condition code
           */
flag
                                          /*!< bit:
                                                        29 Carry condition code
    uint32_t C:1;
              */
flag
    uint32_t Z:1;
                                          /*!< bit:
                                                        30 Zero condition code flag
                                          /*!< bit:
                                                        31 Negative condition code
    uint32_t N:1;
flag
*/<sup>3</sup>b;
                                          /*!< Structure used for bit access
                                          /*!< Type
                                                         used for word access
 uint32_t w;
} APSR_Type;
/* APSR Register Definitions */
#define APSR_N_Pos
                                            31
/*!< APSR: N Position */
                                            (1UL << APSR_N_Pos)
#define APSR_N_Msk
/*!< APSR: N Mask */
#define APSR_Z_Pos
                                            30
/*!< APSR: Z Position */
#define APSR_Z_Msk
                                            (1UL << APSR_Z_Pos)
/*!< APSR: Z Mask */
#define APSR_C_Pos
                                            29
/*!< APSR: C Position */
#define APSR_C_Msk
                                            (1UL << APSR_C_Pos)
/*!< APSR: C Mask */
                                            28
#define APSR_V_Pos
/*!< APSR: V Position */
                                            (1UL << APSR_V_Pos)
#define APSR_V_Msk
/*!< APSR: V Mask */
#define APSR_Q_Pos
                                            27
/*!< APSR: Q Position */
#define APSR_Q_Msk
                                            (1UL << APSR_Q_Pos)
/*!< APSR: Q Mask */
#define APSR_GE_Pos
                                            16
/*!< APSR: GE Position */</pre>
#define APSR_GE_Msk
                                            (0xFUL << APSR_GE_Pos)
/*!< APSR: GE Mask */
/** \brief Union type to access the Interrupt Program Status Register (IPSR).
 */
typedef union
  struct
  {
    uint32_t ISR:9;
                                         /*!< bit: 0.. 8 Exception number
    uint32_t _reserved0:23;
                                         /*!< bit: 9..31 Reserved
*/
                                          /*!< Structure used for bit access
  } b;
```

*/

```
/*!< Type
                                                         used for word access
 uint32_t w;
*/
} IPSR_Type;
/* IPSR Register Definitions */
#define IPSR ISR Pos
                                            0
/*!< IPSR: ISR Position */
#define IPSR_ISR_Msk
                                            (0x1FFUL /*<< IPSR_ISR_Pos*/)
/*!< IPSR: ISR Mask */
/** \brief Union type to access the Special-Purpose Program Status Registers
(xPSR).
 */
typedef union
  struct
  {
                                         /*!< bit: 0.. 8 Exception number
    uint32_t ISR:9;
                                         /*!< bit: 9..15 Reserved
    uint32_t _reserved0:7;
    uint32_t GE:4;
                                         /*!< bit: 16..19 Greater than or Equal
flags
             * /
    uint32_t _reserved1:4;
                                         /*!< bit: 20..23 Reserved
*/
    uint32_t T:1;
                                         /*!< bit:
                                                        24
                                                           Thumb bit
                                                                             (read
            * /
0)
    uint32_t IT:2;
                                         /*!< bit: 25..26 saved IT state
                                                                             (read
0)
                                         /*!< bit:
                                                        27 Saturation condition
    uint32_t Q:1;
              */
flag
    uint32_t V:1;
                                         /*!< bit:
                                                        28 Overflow condition code
           */
flag
    uint32_t C:1;
                                         /*!< bit:
                                                        29 Carry condition code
             */
flaq
    uint32_t Z:1;
                                         /*!< bit:
                                                        30 Zero condition code flag
    uint32_t N:1;
                                         /*!< bit:
                                                        31 Negative condition code
flag
                                         /*!< Structure used for bit access
 } b;
                                         /*!< Type
                                                         used for word access
 uint32_t w;
} xPSR_Type;
/* xPSR Register Definitions */
#define xPSR_N_Pos
                                            31
/*!< xPSR: N Position */
#define xPSR N Msk
                                            (1UL << xPSR_N_Pos)
/*!< xPSR: N Mask */
#define xPSR Z Pos
                                            30
/*!< xPSR: Z Position */
#define xPSR_Z_Msk
                                            (1UL << xPSR_Z_Pos)
/*!< xPSR: Z Mask */
#define xPSR_C_Pos
                                            29
/*!< xPSR: C Position */
```

```
#define xPSR_C_Msk
                                             (1UL << xPSR_C_Pos)
/*!< xPSR: C Mask */
#define xPSR_V_Pos
                                             28
/*!< xPSR: V Position */</pre>
#define xPSR V Msk
                                             (1UL << xPSR_V_Pos)
/*!< xPSR: V Mask */
#define xPSR_Q_Pos
                                             27
/*!< xPSR: Q Position */</pre>
#define xPSR_Q_Msk
                                             (1UL << xPSR_Q_Pos)
/*!< xPSR: Q Mask */
#define xPSR_IT_Pos
                                             25
/*!< xPSR: IT Position */</pre>
#define xPSR_IT_Msk
                                             (3UL << xPSR_IT_Pos)
/*!< xPSR: IT Mask */
#define xPSR_T_Pos
                                             24
/*!< xPSR: T Position */</pre>
#define xPSR_T_Msk
                                             (1UL << xPSR_T_Pos)
/*!< xPSR: T Mask */
#define xPSR_GE_Pos
                                             16
/*!< xPSR: GE Position */</pre>
#define xPSR_GE_Msk
                                             (0xFUL << xPSR_GE_Pos)
/*!< xPSR: GE Mask */
#define xPSR_ISR_Pos
                                             0
/*!< xPSR: ISR Position */</pre>
#define xPSR_ISR_Msk
                                             (0x1FFUL /*<< xPSR_ISR_Pos*/)
/*!< xPSR: ISR Mask */
/** \brief Union type to access the Control Registers (CONTROL).
*/
typedef union
  struct
    uint32_t nPRIV:1;
                                          /*!< bit:
                                                         0 Execution privilege in
Thread mode */
    uint32_t SPSEL:1;
                                          /*!< bit:
                                                          1 Stack to be used
                                          /*!< bit:
                                                          2 FP extension active flag
    uint32_t FPCA:1;
*/
                                          /*!< bit: 3..31 Reserved
    uint32_t _reserved0:29;
                                          /*!< Structure used for bit access
  } b;
                                          /*!< Type
                                                          used for word access
 uint32_t w;
} CONTROL_Type;
/* CONTROL Register Definitions */
#define CONTROL_FPCA_Pos
                                             2
/*!< CONTROL: FPCA Position */</pre>
#define CONTROL_FPCA_Msk
                                             (1UL << CONTROL_FPCA_Pos)
/*!< CONTROL: FPCA Mask */
```

```
#define CONTROL SPSEL Pos
                                             1
/*!< CONTROL: SPSEL Position */
#define CONTROL_SPSEL_Msk
                                            (1UL << CONTROL_SPSEL_Pos)
/*!< CONTROL: SPSEL Mask */
#define CONTROL nPRIV Pos
/*!< CONTROL: nPRIV Position */</pre>
#define CONTROL_nPRIV_Msk
                                            (1UL /*<< CONTROL_nPRIV_Pos*/)
/*!< CONTROL: nPRIV Mask */
/*@} end of group CMSIS_CORE */
/** \ingroup
                CMSIS_core_register
                CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
    \defgroup
    \brief
                Type definitions for the NVIC Registers
 @{
 */
/** \brief Structure type to access the Nested Vectored Interrupt Controller
(NVIC).
 */
typedef struct
    _IO uint32_t ISER[8];
                                         /*!< Offset: 0x000 (R/W)
                                                                    Interrupt Set
Enable Register
       uint32_t RESERVED0[24];
  __IO uint32_t ICER[8];
                                          /*!< Offset: 0x080 (R/W)
                                                                    Interrupt Clear
Enable Register
       uint32_t RSERVED1[24];
   _IO uint32_t ISPR[8];
                                          /*!< Offset: 0x100 (R/W)
                                                                    Interrupt Set
Pending Register
       uint32_t RESERVED2[24];
   _IO uint32_t ICPR[8];
                                          /*!< Offset: 0x180 (R/W)
                                                                    Interrupt Clear
Pending Register
       uint32_t RESERVED3[24];
                                          /*!< Offset: 0x200 (R/W)
   _IO uint32_t IABR[8];
                                                                    Interrupt Active
bit Register
       uint32_t RESERVED4[56];
    _IO uint8_t IP[240];
                                          /*!< Offset: 0x300 (R/W)
                                                                    Interrupt
Priority Register (8Bit wide) */
       uint32_t RESERVED5[644];
  __O uint32_t STIR;
                                          /*!< Offset: 0xE00 ( /W) Software Trigger</pre>
Interrupt Register
} NVIC_Type;
/* Software Triggered Interrupt Register Definitions */
#define NVIC_STIR_INTID_Pos
/*!< STIR: INTLINESNUM Position */</pre>
#define NVIC STIR INTID Msk
                                            (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)
/*!< STIR: INTLINESNUM Mask */
/*@} end of group CMSIS_NVIC */
/** \ingroup CMSIS_core_register
                           System Control Block (SCB)
    \defgroup CMSIS_SCB
                Type definitions for the System Control Block Registers
```

```
@{
 */
/** \brief Structure type to access the System Control Block (SCB).
*/
typedef struct
                                         /*!< Offset: 0x000 (R/ ) CPUID Base
   _I  uint32_t CPUID;
                                           */
Register
                                         /*!< Offset: 0x004 (R/W)
  _IO uint32_t ICSR;
                                                                   Interrupt
                                            */
Control and State Register
                                         /*!< Offset: 0x008 (R/W)
   _IO uint32_t VTOR;
                                                                   Vector Table
Offset Register
                                         /*!< Offset: 0x00C (R/W)
  __IO uint32_t AIRCR;
                                                                   Application
Interrupt and Reset Control Register
                                         /*!< Offset: 0x010 (R/W)
  __IO uint32_t SCR;
                                                                   System Control
Register
                                         /*!< Offset: 0x014 (R/W)
  __IO uint32_t CCR;
                                                                   Configuration
Control Register
                                         /*!< Offset: 0x018 (R/W)
   _IO uint8_t SHP[12];
                                                                   System Handlers
Priority Registers (4-7, 8-11, 12-15) */
  /*!< Offset: 0x024 (R/W)
                                                                   System Handler
Control and State Register
                                         /*!< Offset: 0x028 (R/W)
                                                                   Configurable
   _IO uint32_t CFSR;
Fault Status Register
   _IO uint32_t HFSR;
                                         /*!< Offset: 0x02C (R/W)
                                                                   HardFault Status
Register
                                         /*!< Offset: 0x030 (R/W)
  __IO uint32_t DFSR;
                                                                   Debug Fault
Status Register
                                         /*!< Offset: 0x034 (R/W)
  __IO uint32_t MMFAR;
                                                                   MemManage Fault
Address Register
                                         /*!< Offset: 0x038 (R/W)
  __IO uint32_t BFAR;
                                                                   BusFault Address
                                     */
Register
  __IO uint32_t AFSR;
                                         /*!< Offset: 0x03C (R/W)
                                                                   Auxiliary Fault
Status Register
  /*!< Offset: 0x040 (R/ )
                                                                   Processor
Feature Register
                                            */
                                         /*!< Offset: 0x048 (R/ )
  __I uint32_t DFR;
                                                                   Debug Feature
Register
  __I uint32_t ADR;
                                         /*!< Offset: 0x04C (R/ )
                                                                   Auxiliary
Feature Register
                                         /*!< Offset: 0x050 (R/ )
  __I uint32_t MMFR[4];
                                                                   Memory Model
Feature Register
                                         /*!< Offset: 0x060 (R/ )
  Instruction Set
Attributes Register
       uint32_t RESERVED0[5];
   _IO uint32_t CPACR;
                                         /*!< Offset: 0x088 (R/W) Coprocessor
                                          */
Access Control Register
} SCB_Type;
/* SCB CPUID Register Definitions */
#define SCB_CPUID_IMPLEMENTER_Pos
                                           24
/*!< SCB CPUID: IMPLEMENTER Position */</pre>
#define SCB_CPUID_IMPLEMENTER_Msk
                                           (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)
/*!< SCB CPUID: IMPLEMENTER Mask */
#define SCB_CPUID_VARIANT_Pos
                                           20
/*!< SCB CPUID: VARIANT Position */</pre>
#define SCB_CPUID_VARIANT_Msk
                                           (0xFUL << SCB_CPUID_VARIANT_Pos)
```

```
/*! < SCB CPUID: VARIANT Mask */
#define SCB CPUID ARCHITECTURE Pos
                                             16
/*!< SCB CPUID: ARCHITECTURE Position */
#define SCB CPUID ARCHITECTURE Msk
                                             (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)
/*!< SCB CPUID: ARCHITECTURE Mask */</pre>
#define SCB_CPUID_PARTNO_Pos
                                              4
/*!< SCB CPUID: PARTNO Position */</pre>
#define SCB_CPUID_PARTNO_Msk
                                             (0xFFFUL << SCB_CPUID_PARTNO_Pos)
/*! < SCB CPUID: PARTNO Mask */
#define SCB CPUID REVISION Pos
                                              0
/*!< SCB CPUID: REVISION Position */</pre>
#define SCB_CPUID_REVISION_Msk
                                             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)
/*! < SCB CPUID: REVISION Mask */
/* SCB Interrupt Control State Register Definitions */
#define SCB_ICSR_NMIPENDSET_Pos
/*!< SCB ICSR: NMIPENDSET Position */</pre>
#define SCB_ICSR_NMIPENDSET_Msk
                                             (1UL << SCB_ICSR_NMIPENDSET_Pos)
/*!< SCB ICSR: NMIPENDSET Mask */
#define SCB_ICSR_PENDSVSET_Pos
                                             28
/*!< SCB ICSR: PENDSVSET Position */</pre>
#define SCB_ICSR_PENDSVSET_Msk
                                             (1UL << SCB_ICSR_PENDSVSET_Pos)
/*! < SCB ICSR: PENDSVSET Mask */
#define SCB_ICSR_PENDSVCLR_Pos
                                             27
/*!< SCB ICSR: PENDSVCLR Position */</pre>
#define SCB_ICSR_PENDSVCLR_Msk
                                             (1UL << SCB_ICSR_PENDSVCLR_Pos)
/*!< SCB ICSR: PENDSVCLR Mask */
#define SCB_ICSR_PENDSTSET_Pos
                                             26
/*!< SCB ICSR: PENDSTSET Position */</pre>
#define SCB ICSR PENDSTSET Msk
                                             (1UL << SCB ICSR PENDSTSET Pos)
/*! < SCB ICSR: PENDSTSET Mask */
#define SCB_ICSR_PENDSTCLR_Pos
                                             25
/*!< SCB ICSR: PENDSTCLR Position */
#define SCB_ICSR_PENDSTCLR_Msk
                                             (1UL << SCB_ICSR_PENDSTCLR_Pos)
/*! < SCB ICSR: PENDSTCLR Mask */
#define SCB_ICSR_ISRPREEMPT_Pos
                                             23
/*!< SCB ICSR: ISRPREEMPT Position */</pre>
#define SCB_ICSR_ISRPREEMPT_Msk
                                             (1UL << SCB_ICSR_ISRPREEMPT_Pos)
/*! < SCB ICSR: ISRPREEMPT Mask */
#define SCB_ICSR_ISRPENDING_Pos
                                             22
/*!< SCB ICSR: ISRPENDING Position */</pre>
#define SCB_ICSR_ISRPENDING_Msk
                                             (1UL << SCB_ICSR_ISRPENDING_Pos)
/*!< SCB ICSR: ISRPENDING Mask */</pre>
#define SCB_ICSR_VECTPENDING_Pos
                                             12
/*!< SCB ICSR: VECTPENDING Position */</pre>
#define SCB_ICSR_VECTPENDING_Msk
                                             (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)
/*! < SCB ICSR: VECTPENDING Mask */
#define SCB_ICSR_RETTOBASE_Pos
                                             11
```

```
/*!< SCB ICSR: RETTOBASE Position */</pre>
#define SCB ICSR RETTOBASE Msk
                                             (1UL << SCB_ICSR_RETTOBASE_Pos)
/*!< SCB ICSR: RETTOBASE Mask */
#define SCB_ICSR_VECTACTIVE_Pos
                                              0
/*!< SCB ICSR: VECTACTIVE Position */
#define SCB_ICSR_VECTACTIVE_Msk
                                             (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)
/*! < SCB ICSR: VECTACTIVE Mask */
/* SCB Vector Table Offset Register Definitions */
#define SCB_VTOR_TBLOFF_Pos
/*! < SCB VTOR: TBLOFF Position */
#define SCB VTOR TBLOFF Msk
                                             (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)
/*! < SCB VTOR: TBLOFF Mask */
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB_AIRCR_VECTKEY_Pos
/*!< SCB AIRCR: VECTKEY Position */</pre>
#define SCB_AIRCR_VECTKEY_Msk
                                             (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)
/*! < SCB AIRCR: VECTKEY Mask */
#define SCB_AIRCR_VECTKEYSTAT_Pos
                                             16
/*!< SCB AIRCR: VECTKEYSTAT Position */
#define SCB_AIRCR_VECTKEYSTAT_Msk
                                             (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)
/*!< SCB AIRCR: VECTKEYSTAT Mask */
#define SCB_AIRCR_ENDIANESS_Pos
                                             15
/*!< SCB AIRCR: ENDIANESS Position */</pre>
#define SCB_AIRCR_ENDIANESS_Msk
                                             (1UL << SCB_AIRCR_ENDIANESS_Pos)
/*! < SCB AIRCR: ENDIANESS Mask */
#define SCB_AIRCR_PRIGROUP_Pos
                                              8
/*!< SCB AIRCR: PRIGROUP Position */</pre>
#define SCB_AIRCR_PRIGROUP_Msk
                                             (7UL << SCB_AIRCR_PRIGROUP_Pos)
/*! < SCB AIRCR: PRIGROUP Mask */
#define SCB AIRCR SYSRESETREO Pos
                                              2
/*!< SCB AIRCR: SYSRESETREQ Position */</pre>
#define SCB_AIRCR_SYSRESETREQ_Msk
                                             (1UL << SCB_AIRCR_SYSRESETREQ_Pos)
/*! < SCB AIRCR: SYSRESETREQ Mask */
#define SCB_AIRCR_VECTCLRACTIVE_Pos
                                              1
/*!< SCB AIRCR: VECTCLRACTIVE Position */</pre>
#define SCB_AIRCR_VECTCLRACTIVE_Msk
                                             (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)
/*!< SCB AIRCR: VECTCLRACTIVE Mask */
#define SCB_AIRCR_VECTRESET_Pos
                                              0
/*!< SCB AIRCR: VECTRESET Position */</pre>
#define SCB_AIRCR_VECTRESET_Msk
                                             (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)
/*!< SCB AIRCR: VECTRESET Mask */
/* SCB System Control Register Definitions */
#define SCB SCR SEVONPEND Pos
                                              4
/*!< SCB SCR: SEVONPEND Position */</pre>
#define SCB_SCR_SEVONPEND_Msk
                                             (1UL << SCB_SCR_SEVONPEND_Pos)
/*! < SCB SCR: SEVONPEND Mask */
#define SCB_SCR_SLEEPDEEP_Pos
                                              2
/*! < SCB SCR: SLEEPDEEP Position */
```

```
#define SCB_SCR_SLEEPDEEP_Msk
                                             (1UL << SCB_SCR_SLEEPDEEP_Pos)
/*!< SCB SCR: SLEEPDEEP Mask */
#define SCB_SCR_SLEEPONEXIT_Pos
                                              1
/*!< SCB SCR: SLEEPONEXIT Position */
#define SCB SCR SLEEPONEXIT Msk
                                             (1UL << SCB SCR SLEEPONEXIT Pos)
/*!< SCB SCR: SLEEPONEXIT Mask */
/* SCB Configuration Control Register Definitions */
#define SCB_CCR_STKALIGN_Pos
/*!< SCB CCR: STKALIGN Position */</pre>
#define SCB_CCR_STKALIGN_Msk
                                             (1UL << SCB_CCR_STKALIGN_Pos)
/*!< SCB CCR: STKALIGN Mask */
#define SCB_CCR_BFHFNMIGN_Pos
                                              8
/*!< SCB CCR: BFHFNMIGN Position */</pre>
#define SCB CCR BFHFNMIGN Msk
                                             (1UL << SCB_CCR_BFHFNMIGN_Pos)
/*! < SCB CCR: BFHFNMIGN Mask */
#define SCB CCR DIV 0 TRP Pos
                                              4
/*!< SCB CCR: DIV_0_TRP Position */</pre>
#define SCB_CCR_DIV_0_TRP_Msk
                                             (1UL << SCB_CCR_DIV_0_TRP_Pos)
/*!< SCB CCR: DIV_0_TRP Mask */
#define SCB_CCR_UNALIGN_TRP_Pos
                                              3
/*!< SCB CCR: UNALIGN_TRP Position */</pre>
#define SCB_CCR_UNALIGN_TRP_Msk
                                             (1UL << SCB_CCR_UNALIGN_TRP_Pos)
/*! < SCB CCR: UNALIGN_TRP Mask */
#define SCB CCR USERSETMPEND Pos
                                              1
/*!< SCB CCR: USERSETMPEND Position */</pre>
#define SCB_CCR_USERSETMPEND_Msk
                                             (1UL << SCB_CCR_USERSETMPEND_Pos)
/*! < SCB CCR: USERSETMPEND Mask */
#define SCB CCR NONBASETHRDENA Pos
                                              0
/*!< SCB CCR: NONBASETHRDENA Position */</pre>
#define SCB CCR NONBASETHRDENA Msk
                                             (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)
/*! < SCB CCR: NONBASETHRDENA Mask */
/* SCB System Handler Control and State Register Definitions */
#define SCB_SHCSR_USGFAULTENA_Pos
/*!< SCB SHCSR: USGFAULTENA Position */
#define SCB SHCSR USGFAULTENA Msk
                                             (1UL << SCB_SHCSR_USGFAULTENA_Pos)
/*! < SCB SHCSR: USGFAULTENA Mask */
#define SCB_SHCSR_BUSFAULTENA_Pos
                                             17
/*! < SCB SHCSR: BUSFAULTENA Position */
#define SCB_SHCSR_BUSFAULTENA_Msk
                                             (1UL << SCB_SHCSR_BUSFAULTENA_Pos)
/*! < SCB SHCSR: BUSFAULTENA Mask */
#define SCB SHCSR MEMFAULTENA Pos
                                             16
/*!< SCB SHCSR: MEMFAULTENA Position */</pre>
#define SCB SHCSR MEMFAULTENA Msk
                                             (1UL << SCB_SHCSR_MEMFAULTENA_Pos)
/*! < SCB SHCSR: MEMFAULTENA Mask */
#define SCB_SHCSR_SVCALLPENDED_Pos
                                             15
/*!< SCB SHCSR: SVCALLPENDED Position */</pre>
#define SCB_SHCSR_SVCALLPENDED_Msk
                                             (1UL << SCB_SHCSR_SVCALLPENDED_Pos)
/*! < SCB SHCSR: SVCALLPENDED Mask */
```

```
#define SCB_SHCSR_BUSFAULTPENDED_Pos
                                            14
/*!< SCB SHCSR: BUSFAULTPENDED Position */</pre>
#define SCB_SHCSR_BUSFAULTPENDED_Msk
                                            (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)
/*! < SCB SHCSR: BUSFAULTPENDED Mask */
#define SCB SHCSR MEMFAULTPENDED Pos
                                            13
/*!< SCB SHCSR: MEMFAULTPENDED Position */</pre>
#define SCB_SHCSR_MEMFAULTPENDED_Msk
                                             (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)
/*! < SCB SHCSR: MEMFAULTPENDED Mask */
#define SCB_SHCSR_USGFAULTPENDED_Pos
                                            12
/*!< SCB SHCSR: USGFAULTPENDED Position */
#define SCB_SHCSR_USGFAULTPENDED_Msk
                                            (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)
/*! < SCB SHCSR: USGFAULTPENDED Mask */
#define SCB SHCSR SYSTICKACT Pos
                                            11
/*!< SCB SHCSR: SYSTICKACT Position */</pre>
#define SCB_SHCSR_SYSTICKACT_Msk
                                            (1UL << SCB_SHCSR_SYSTICKACT_Pos)
/*! < SCB SHCSR: SYSTICKACT Mask */
#define SCB_SHCSR_PENDSVACT_Pos
                                            10
/*!< SCB SHCSR: PENDSVACT Position */
                                            (1UL << SCB_SHCSR_PENDSVACT_Pos)
#define SCB_SHCSR_PENDSVACT_Msk
/*! < SCB SHCSR: PENDSVACT Mask */
#define SCB_SHCSR_MONITORACT_Pos
                                             8
/*!< SCB SHCSR: MONITORACT Position */</pre>
#define SCB_SHCSR_MONITORACT_Msk
                                             (1UL << SCB_SHCSR_MONITORACT_Pos)
/*! < SCB SHCSR: MONITORACT Mask */
                                             7
#define SCB_SHCSR_SVCALLACT_Pos
/*!< SCB SHCSR: SVCALLACT Position */
#define SCB_SHCSR_SVCALLACT_Msk
                                             (1UL << SCB_SHCSR_SVCALLACT_Pos)
/*! < SCB SHCSR: SVCALLACT Mask */
#define SCB SHCSR USGFAULTACT Pos
                                             3
/*!< SCB SHCSR: USGFAULTACT Position */
#define SCB_SHCSR_USGFAULTACT_Msk
                                             (1UL << SCB_SHCSR_USGFAULTACT_Pos)
/*! < SCB SHCSR: USGFAULTACT Mask */
#define SCB_SHCSR_BUSFAULTACT_Pos
                                             1
/*!< SCB SHCSR: BUSFAULTACT Position */
                                             (1UL << SCB_SHCSR_BUSFAULTACT_Pos)
#define SCB_SHCSR_BUSFAULTACT_Msk
/*! < SCB SHCSR: BUSFAULTACT Mask */
#define SCB_SHCSR_MEMFAULTACT_Pos
                                             0
/*! < SCB SHCSR: MEMFAULTACT Position */
#define SCB_SHCSR_MEMFAULTACT_Msk
                                             (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)
/*! < SCB SHCSR: MEMFAULTACT Mask */
/* SCB Configurable Fault Status Registers Definitions */
#define SCB CFSR USGFAULTSR Pos
/*!< SCB CFSR: Usage Fault Status Register Position */</pre>
#define SCB_CFSR_USGFAULTSR_Msk
                                            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)
/*!< SCB CFSR: Usage Fault Status Register Mask */
#define SCB_CFSR_BUSFAULTSR_Pos
/*!< SCB CFSR: Bus Fault Status Register Position */</pre>
```

```
#define SCB_CFSR_BUSFAULTSR_Msk
                                            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)
/*!< SCB CFSR: Bus Fault Status Register Mask */
#define SCB_CFSR_MEMFAULTSR_Pos
/*!< SCB CFSR: Memory Manage Fault Status Register Position */</pre>
#define SCB CFSR MEMFAULTSR Msk
                                            (0xFFUL /*<< SCB CFSR MEMFAULTSR Pos*/)
/*! < SCB CFSR: Memory Manage Fault Status Register Mask */
/* SCB Hard Fault Status Registers Definitions */
#define SCB_HFSR_DEBUGEVT_Pos
/*!< SCB HFSR: DEBUGEVT Position */</pre>
#define SCB_HFSR_DEBUGEVT_Msk
                                            (1UL << SCB_HFSR_DEBUGEVT_Pos)
/*!< SCB HFSR: DEBUGEVT Mask */
#define SCB_HFSR_FORCED_Pos
                                            30
/*!< SCB HFSR: FORCED Position */</pre>
#define SCB HFSR FORCED Msk
                                            (1UL << SCB_HFSR_FORCED_Pos)
/*! < SCB HFSR: FORCED Mask */
#define SCB HFSR VECTTBL Pos
                                             1
/*!< SCB HFSR: VECTTBL Position */</pre>
#define SCB_HFSR_VECTTBL_Msk
                                            (1UL << SCB_HFSR_VECTTBL_Pos)
/*!< SCB HFSR: VECTTBL Mask */
/* SCB Debug Fault Status Register Definitions */
#define SCB_DFSR_EXTERNAL_Pos
/*!< SCB DFSR: EXTERNAL Position */</pre>
#define SCB_DFSR_EXTERNAL_Msk
                                            (1UL << SCB_DFSR_EXTERNAL_Pos)
/*! < SCB DFSR: EXTERNAL Mask */
#define SCB_DFSR_VCATCH_Pos
                                             3
/*!< SCB DFSR: VCATCH Position */
#define SCB_DFSR_VCATCH_Msk
                                            (1UL << SCB_DFSR_VCATCH_Pos)
/*! < SCB DFSR: VCATCH Mask */
#define SCB DFSR DWTTRAP Pos
                                             2
/*! < SCB DFSR: DWTTRAP Position */
#define SCB_DFSR_DWTTRAP_Msk
                                            (1UL << SCB_DFSR_DWTTRAP_Pos)
/*!< SCB DFSR: DWTTRAP Mask */
#define SCB_DFSR_BKPT_Pos
                                             1
/*!< SCB DFSR: BKPT Position */</pre>
#define SCB DFSR BKPT Msk
                                            (1UL << SCB_DFSR_BKPT_Pos)
/*! < SCB DFSR: BKPT Mask */
#define SCB_DFSR_HALTED_Pos
                                             0
/*! < SCB DFSR: HALTED Position */
#define SCB_DFSR_HALTED_Msk
                                            (1UL /*<< SCB_DFSR_HALTED_Pos*/)
/*! < SCB DFSR: HALTED Mask */
/*@} end of group CMSIS_SCB */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
                Type definitions for the System Control and ID Register not in the
SCB
  @{
 */
```

```
/** \brief Structure type to access the System Control and ID Register not in the
SCB.
 */
typedef struct
       uint32_t RESERVED0[1];
   _I uint32_t ICTR;
                                         /*!< Offset: 0x004 (R/ ) Interrupt
Controller Type Register
                                          /*!< Offset: 0x008 (R/W) Auxiliary
  __IO uint32_t ACTLR;
Control Register
} SCnSCB_Type;
/* Interrupt Controller Type Register Definitions */
#define SCnSCB_ICTR_INTLINESNUM_Pos
/*!< ICTR: INTLINESNUM Position */</pre>
                                            (0xFUL /*<<
#define SCnSCB_ICTR_INTLINESNUM_Msk
SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */
/* Auxiliary Control Register Definitions */
#define SCnSCB ACTLR DISOOFP Pos
/*!< ACTLR: DISOOFP Position */
#define SCnSCB ACTLR DISOOFP Msk
                                            (1UL << SCNSCB ACTLR DISOOFP Pos)
/*!< ACTLR: DISOOFP Mask */
#define SCnSCB_ACTLR_DISFPCA_Pos
                                             8
/*!< ACTLR: DISFPCA Position */
#define SCnSCB_ACTLR_DISFPCA_Msk
                                            (1UL << SCnSCB_ACTLR_DISFPCA_Pos)</pre>
/*!< ACTLR: DISFPCA Mask */
#define SCnSCB_ACTLR_DISFOLD_Pos
                                             2
/*!< ACTLR: DISFOLD Position */
#define SCnSCB_ACTLR_DISFOLD_Msk
                                            (1UL << SCnSCB_ACTLR_DISFOLD_Pos)
/*!< ACTLR: DISFOLD Mask */
#define SCnSCB ACTLR DISDEFWBUF Pos
                                             1
/*!< ACTLR: DISDEFWBUF Position */</pre>
#define SCnSCB_ACTLR_DISDEFWBUF_Msk
                                            (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)
/*!< ACTLR: DISDEFWBUF Mask */
#define SCnSCB_ACTLR_DISMCYCINT_Pos
                                             0
/*!< ACTLR: DISMCYCINT Position */</pre>
#define SCnSCB ACTLR DISMCYCINT Msk
                                            (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)
/*!< ACTLR: DISMCYCINT Mask */
/*@} end of group CMSIS_SCnotSCB */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_SysTick
                                System Tick Timer (SysTick)
    \brief
                Type definitions for the System Timer Registers.
  @{
 * /
/** \brief Structure type to access the System Timer (SysTick).
 */
typedef struct
                                        /*!< Offset: 0x000 (R/W) SysTick Control
  __IO uint32_t CTRL;
```

```
and Status Register */
   _IO uint32_t LOAD;
                                          /*!< Offset: 0x004 (R/W) SysTick Reload
Value Register
                                          /*!< Offset: 0x008 (R/W)
                                                                     SysTick Current
   _IO uint32_t VAL;
Value Register
   _I uint32_t CALIB;
                                          /*!< Offset: 0x00C (R/ ) SysTick
Calibration Register
} SysTick_Type;
/* SysTick Control / Status Register Definitions */
#define SysTick_CTRL_COUNTFLAG_Pos
                                            16
/*!< SysTick CTRL: COUNTFLAG Position */</pre>
#define SysTick_CTRL_COUNTFLAG_Msk
                                            (1UL << SysTick_CTRL_COUNTFLAG_Pos)
/*!< SysTick CTRL: COUNTFLAG Mask */
                                             2
#define SysTick_CTRL_CLKSOURCE_Pos
/*!< SysTick CTRL: CLKSOURCE Position */</pre>
#define SysTick_CTRL_CLKSOURCE_Msk
                                            (1UL << SysTick_CTRL_CLKSOURCE_Pos)
/*!< SysTick CTRL: CLKSOURCE Mask */
#define SysTick_CTRL_TICKINT_Pos
                                             1
/*!< SysTick CTRL: TICKINT Position */
#define SysTick_CTRL_TICKINT_Msk
                                            (1UL << SysTick_CTRL_TICKINT_Pos)
/*!< SysTick CTRL: TICKINT Mask */
#define SysTick_CTRL_ENABLE_Pos
                                             0
/*!< SysTick CTRL: ENABLE Position */</pre>
                                            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)
#define SysTick_CTRL_ENABLE_Msk
/*!< SysTick CTRL: ENABLE Mask */
/* SysTick Reload Register Definitions */
#define SysTick_LOAD_RELOAD_Pos
                                             0
/*!< SysTick LOAD: RELOAD Position */</pre>
#define SysTick_LOAD_RELOAD_Msk
                                            (0xFFFFFFUL /*<<
SysTick LOAD RELOAD Pos*/)
                             /*!< SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick_VAL_CURRENT_Pos
                                             0
/*!< SysTick VAL: CURRENT Position */</pre>
#define SysTick_VAL_CURRENT_Msk
                                            (0xFFFFFFUL /*<<
SysTick_VAL_CURRENT_Pos*/)
                              /*!< SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick_CALIB_NOREF_Pos
                                            31
/*!< SysTick CALIB: NOREF Position */</pre>
#define SysTick_CALIB_NOREF_Msk
                                            (1UL << SysTick_CALIB_NOREF_Pos)
/*!< SysTick CALIB: NOREF Mask */
#define SysTick_CALIB_SKEW_Pos
                                            30
/*!< SysTick CALIB: SKEW Position */
#define SysTick_CALIB_SKEW_Msk
                                            (1UL << SysTick_CALIB_SKEW_Pos)
/*!< SysTick CALIB: SKEW Mask */
#define SysTick_CALIB_TENMS_Pos
                                             0
/*!< SysTick CALIB: TENMS Position */</pre>
#define SysTick_CALIB_TENMS_Msk
                                            (0xFFFFFFUL /*<<
SysTick_CALIB_TENMS_Pos*/)
                             /*!< SysTick CALIB: TENMS Mask */
/*@} end of group CMSIS_SysTick */
```

```
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_ITM
                         Instrumentation Trace Macrocell (ITM)
    \brief
                Type definitions for the Instrumentation Trace Macrocell (ITM)
  @{
 */
/** \brief Structure type to access the Instrumentation Trace Macrocell Register
(ITM).
 * /
typedef struct
   _0
      union
     _0 uint8_t
                                         /*!< Offset: 0x000 ( /W)
                                                                    ITM Stimulus
                    u8;
Port 8-bit
                                         /*!< Offset: 0x000 ( /W)
                                                                    ITM Stimulus
     u16;
Port 16-bit
                                         /*!< Offset: 0x000 ( /W)
                                                                    ITM Stimulus
     _0 uint32_t
                    u32;
Port 32-bit
                                         /*!< Offset: 0x000 ( /W)
                                                                    ITM Stimulus
  } PORT [32];
Port Registers
       uint32_t RESERVED0[864];
   _IO uint32_t TER;
                                         /*!< Offset: 0xE00 (R/W)
                                                                    ITM Trace Enable
Register
       uint32_t RESERVED1[15];
   _IO uint32_t TPR;
                                         /*!< Offset: 0xE40 (R/W)
                                                                    ITM Trace
Privilege Register
       uint32_t RESERVED2[15];
                                         /*!< Offset: 0xE80 (R/W)
   _IO uint32_t TCR;
                                                                    ITM Trace
Control Register
       uint32_t RESERVED3[29];
                                         /*!< Offset: 0xEF8 ( /W)
   _O uint32_t IWR;
                                                                    ITM Integration
Write Register
                          */
   _I uint32_t IRR;
                                         /*!< Offset: 0xEFC (R/)
                                                                    ITM Integration
Read Register
                                         /*!< Offset: 0xF00 (R/W)
                                                                    ITM Integration
   __IO uint32_t IMCR;
                          */
Mode Control Register
       uint32_t RESERVED4[43];
   _O uint32_t LAR;
                                         /*!< Offset: 0xFB0 ( /W)
                                                                    ITM Lock Access
Register
                                         /*!< Offset: 0xFB4 (R/ )
                                                                    ITM Lock Status
  __I uint32_t LSR;
Register
       uint32_t RESERVED5[6];
   __I uint32_t PID4;
                                         /*!< Offset: 0xFD0 (R/ )
                                                                    ITM Peripheral
Identification Register #4 */
                                         /*!< Offset: 0xFD4 (R/)
   _I uint32_t PID5;
                                                                    ITM Peripheral
Identification Register #5 */
   _I uint32_t PID6;
                                         /*!< Offset: 0xFD8 (R/ )
                                                                    ITM Peripheral
Identification Register #6 */
   _I uint32_t PID7;
                                         /*!< Offset: 0xFDC (R/ )
                                                                    ITM Peripheral
Identification Register #7 */
   _I uint32_t PID0;
                                         /*!< Offset: 0xFE0 (R/ )
                                                                    ITM Peripheral
Identification Register #0 */
   _I uint32_t PID1;
                                         /*!< Offset: 0xFE4 (R/ )
                                                                    ITM Peripheral
Identification Register #1 */
  __I uint32_t PID2;
                                         /*!< Offset: 0xFE8 (R/ ) ITM Peripheral</pre>
Identification Register #2 */
```

```
/*!< Offset: 0xFEC (R/ ) ITM Peripheral</pre>
   _I uint32_t PID3;
Identification Register #3 */
   _I uint32_t CID0;
                                          /*! < Offset: 0xFF0 (R/ ) ITM Component
Identification Register #0 */
                                          /*!< Offset: 0xFF4 (R/ ) ITM Component</pre>
  __I uint32_t CID1;
Identification Register #1 */
  __I uint32_t CID2;
                                          /*!< Offset: 0xFF8 (R/ ) ITM Component</pre>
Identification Register #2 */
  __I uint32_t CID3;
                                          /*! < Offset: 0xFFC (R/ ) ITM Component
Identification Register #3 */
} ITM_Type;
/* ITM Trace Privilege Register Definitions */
#define ITM_TPR_PRIVMASK_Pos
/*!< ITM TPR: PRIVMASK Position */</pre>
#define ITM_TPR_PRIVMASK_Msk
                                             (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)
/*!< ITM TPR: PRIVMASK Mask */
/* ITM Trace Control Register Definitions */
#define ITM TCR BUSY Pos
                                             23
/*!< ITM TCR: BUSY Position */</pre>
#define ITM_TCR_BUSY_Msk
                                             (1UL << ITM_TCR_BUSY_Pos)
/*!< ITM TCR: BUSY Mask */
#define ITM_TCR_TraceBusID_Pos
                                            16
/*!< ITM TCR: ATBID Position */</pre>
#define ITM_TCR_TraceBusID_Msk
                                             (0x7FUL << ITM_TCR_TraceBusID_Pos)
/*!< ITM TCR: ATBID Mask */
#define ITM_TCR_GTSFREQ_Pos
                                             10
/*!< ITM TCR: Global timestamp frequency Position */</pre>
#define ITM_TCR_GTSFREQ_Msk
                                             (3UL << ITM_TCR_GTSFREQ_Pos)
/*!< ITM TCR: Global timestamp frequency Mask */
#define ITM_TCR_TSPrescale_Pos
                                              8
/*!< ITM TCR: TSPrescale Position */
#define ITM TCR TSPrescale Msk
                                             (3UL << ITM_TCR_TSPrescale_Pos)
/*!< ITM TCR: TSPrescale Mask */
#define ITM_TCR_SWOENA_Pos
/*!< ITM TCR: SWOENA Position */
#define ITM_TCR_SWOENA_Msk
                                             (1UL << ITM_TCR_SWOENA_Pos)</pre>
/*!< ITM TCR: SWOENA Mask */
#define ITM_TCR_DWTENA_Pos
                                              3
/*!< ITM TCR: DWTENA Position */
#define ITM_TCR_DWTENA_Msk
                                             (1UL << ITM_TCR_DWTENA_Pos)
/*!< ITM TCR: DWTENA Mask */
#define ITM TCR SYNCENA Pos
                                              2
/*!< ITM TCR: SYNCENA Position */
#define ITM_TCR_SYNCENA_Msk
                                             (1UL << ITM_TCR_SYNCENA_Pos)
/*!< ITM TCR: SYNCENA Mask */
#define ITM_TCR_TSENA_Pos
                                             1
/*!< ITM TCR: TSENA Position */
#define ITM_TCR_TSENA_Msk
                                             (1UL << ITM_TCR_TSENA_Pos)</pre>
/*!< ITM TCR: TSENA Mask */
```

```
#define ITM_TCR_ITMENA_Pos
                                             0
/*!< ITM TCR: ITM Enable bit Position */
#define ITM TCR ITMENA Msk
                                            (1UL /*<< ITM_TCR_ITMENA_Pos*/)
/*!< ITM TCR: ITM Enable bit Mask */
/* ITM Integration Write Register Definitions */
#define ITM IWR ATVALIDM Pos
/*!< ITM IWR: ATVALIDM Position */</pre>
#define ITM_IWR_ATVALIDM_Msk
                                            (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)
/*!< ITM IWR: ATVALIDM Mask */
/* ITM Integration Read Register Definitions */
#define ITM IRR ATREADYM Pos
/*!< ITM IRR: ATREADYM Position */</pre>
#define ITM_IRR_ATREADYM_Msk
                                            (1UL /*<< ITM_IRR_ATREADYM_Pos*/)
/*!< ITM IRR: ATREADYM Mask */
/* ITM Integration Mode Control Register Definitions */
#define ITM_IMCR_INTEGRATION_Pos
/*!< ITM IMCR: INTEGRATION Position */</pre>
#define ITM_IMCR_INTEGRATION_Msk
                                            (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)
/*!< ITM IMCR: INTEGRATION Mask */
/* ITM Lock Status Register Definitions */
#define ITM_LSR_ByteAcc_Pos
                                             2
/*!< ITM LSR: ByteAcc Position */
#define ITM_LSR_ByteAcc_Msk
                                            (1UL << ITM_LSR_ByteAcc_Pos)
/*!< ITM LSR: ByteAcc Mask */
#define ITM_LSR_Access_Pos
/*!< ITM LSR: Access Position */
#define ITM_LSR_Access_Msk
                                            (1UL << ITM_LSR_Access_Pos)
/*!< ITM LSR: Access Mask */
#define ITM_LSR_Present_Pos
                                             0
/*!< ITM LSR: Present Position */</pre>
                                            (1UL /*<< ITM_LSR_Present_Pos*/)</pre>
#define ITM LSR Present Msk
/*!< ITM LSR: Present Mask */
/*@}*/ /* end of group CMSIS_ITM */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT)
                Type definitions for the Data Watchpoint and Trace (DWT)
    \brief
  @{
 */
/** \brief Structure type to access the Data Watchpoint and Trace Register (DWT).
*/
typedef struct
   _IO uint32_t CTRL;
                                          /*!< Offset: 0x000 (R/W) Control Register
   _IO uint32_t CYCCNT;
                                          /*!< Offset: 0x004 (R/W) Cycle Count
Register
  __IO uint32_t CPICNT;
                                          /*!< Offset: 0x008 (R/W)
                                                                    CPI Count
Register
                                          /*!< Offset: 0x00C (R/W) Exception
  __IO uint32_t EXCCNT;
```

```
Overhead Count Register
                                          /*!< Offset: 0x010 (R/W)
  __IO uint32_t SLEEPCNT;
                                                                     Sleep Count
Register
                                          /*!< Offset: 0x014 (R/W)
                                                                     LSU Count
  __IO uint32_t LSUCNT;
Register
  IO uint32 t FOLDCNT;
                                          /*!< Offset: 0x018 (R/W)
                                                                     Folded-
instruction Count Register
                                          /*!< Offset: 0x01C (R/ )
  __I uint32_t PCSR;
                                                                     Program Counter
                           */
Sample Register
  __IO uint32_t COMP0;
                                          /*!< Offset: 0x020 (R/W)
                                                                     Comparator
                                */
Register 0
                                          /*!< Offset: 0x024 (R/W)
  __IO uint32_t MASK0;
                                                                     Mask Register 0
                                                                     Function
   _IO uint32_t FUNCTION0;
                                          /*!< Offset: 0x028 (R/W)
Register 0
       uint32_t RESERVED0[1];
   _IO uint32_t COMP1;
                                          /*!< Offset: 0x030 (R/W)
                                                                     Comparator
Register 1
___IO uint32_t MASK1;
                                          /*!< Offset: 0x034 (R/W)
                                                                     Mask Register 1
                                          /*!< Offset: 0x038 (R/W)
    _IO uint32_t FUNCTION1;
                                                                     Function
Register 1
       uint32_t RESERVED1[1];
    _IO uint32_t COMP2;
                                          /*!< Offset: 0x040 (R/W)
                                                                     Comparator
Register 2
                                          /*!< Offset: 0x044 (R/W)
  __IO uint32_t MASK2;
                                                                     Mask Register 2
                                          /*!< Offset: 0x048 (R/W)
   _IO uint32_t FUNCTION2;
                                                                     Function
Register 2
       uint32_t RESERVED2[1];
   _IO uint32_t COMP3;
                                          /*!< Offset: 0x050 (R/W)
                                                                     Comparator
Register 3
   _IO uint32_t MASK3;
                                          /*!< Offset: 0x054 (R/W)
                                                                     Mask Register 3
                                          /*!< Offset: 0x058 (R/W)
   _IO uint32_t FUNCTION3;
                                                                     Function
Register 3
} DWT_Type;
/* DWT Control Register Definitions */
#define DWT_CTRL_NUMCOMP_Pos
                                            28
/*!< DWT CTRL: NUMCOMP Position */</pre>
#define DWT_CTRL_NUMCOMP_Msk
                                            (0xFUL << DWT_CTRL_NUMCOMP_Pos)
/*!< DWT CTRL: NUMCOMP Mask */
#define DWT_CTRL_NOTRCPKT_Pos
                                            27
/*!< DWT CTRL: NOTRCPKT Position */</pre>
                                            (0x1UL << DWT_CTRL_NOTRCPKT_Pos)
#define DWT_CTRL_NOTRCPKT_Msk
/*!< DWT CTRL: NOTRCPKT Mask */
#define DWT CTRL NOEXTTRIG Pos
                                            26
/*!< DWT CTRL: NOEXTTRIG Position */</pre>
#define DWT_CTRL_NOEXTTRIG_Msk
                                            (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)
/*!< DWT CTRL: NOEXTTRIG Mask */
#define DWT_CTRL_NOCYCCNT_Pos
                                            25
/*!< DWT CTRL: NOCYCCNT Position */
#define DWT_CTRL_NOCYCCNT_Msk
                                            (0x1UL << DWT_CTRL_NOCYCCNT_Pos)
/*! < DWT CTRL: NOCYCCNT Mask */
```

```
#define DWT_CTRL_NOPRFCNT_Pos
                                            24
/*!< DWT CTRL: NOPRFCNT Position */
#define DWT CTRL NOPRFCNT Msk
                                            (0x1UL << DWT_CTRL_NOPRFCNT_Pos)
/*!< DWT CTRL: NOPRFCNT Mask */
#define DWT CTRL CYCEVTENA Pos
                                            22
/*!< DWT CTRL: CYCEVTENA Position */
#define DWT_CTRL_CYCEVTENA_Msk
                                            (0x1UL << DWT_CTRL_CYCEVTENA_Pos)
/*!< DWT CTRL: CYCEVTENA Mask */
#define DWT_CTRL_FOLDEVTENA_Pos
                                            21
/*!< DWT CTRL: FOLDEVTENA Position */</pre>
#define DWT CTRL FOLDEVTENA Msk
                                            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)
/*!< DWT CTRL: FOLDEVTENA Mask */
#define DWT_CTRL_LSUEVTENA_Pos
                                            20
/*!< DWT CTRL: LSUEVTENA Position */</pre>
#define DWT_CTRL_LSUEVTENA_Msk
                                            (0x1UL << DWT_CTRL_LSUEVTENA_Pos)
/*!< DWT CTRL: LSUEVTENA Mask */
#define DWT_CTRL_SLEEPEVTENA_Pos
                                            19
/*!< DWT CTRL: SLEEPEVTENA Position */
#define DWT CTRL SLEEPEVTENA Msk
                                            (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)
/*!< DWT CTRL: SLEEPEVTENA Mask */
#define DWT_CTRL_EXCEVTENA_Pos
                                            18
/*!< DWT CTRL: EXCEVTENA Position */
#define DWT_CTRL_EXCEVTENA_Msk
                                            (0x1UL << DWT_CTRL_EXCEVTENA_Pos)
/*!< DWT CTRL: EXCEVTENA Mask */
#define DWT_CTRL_CPIEVTENA_Pos
                                            17
/*!< DWT CTRL: CPIEVTENA Position */
#define DWT_CTRL_CPIEVTENA_Msk
                                            (0x1UL << DWT_CTRL_CPIEVTENA_Pos)
/*!< DWT CTRL: CPIEVTENA Mask */
#define DWT CTRL EXCTRCENA Pos
                                            16
/*!< DWT CTRL: EXCTRCENA Position */
#define DWT_CTRL_EXCTRCENA_Msk
                                            (0x1UL << DWT_CTRL_EXCTRCENA_Pos)
/*!< DWT CTRL: EXCTRCENA Mask */
#define DWT_CTRL_PCSAMPLENA_Pos
                                            12
/*!< DWT CTRL: PCSAMPLENA Position */</pre>
#define DWT CTRL PCSAMPLENA Msk
                                            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)
/*! < DWT CTRL: PCSAMPLENA Mask */
#define DWT_CTRL_SYNCTAP_Pos
                                            10
/*!< DWT CTRL: SYNCTAP Position */
#define DWT_CTRL_SYNCTAP_Msk
                                            (0x3UL << DWT_CTRL_SYNCTAP_Pos)
/*!< DWT CTRL: SYNCTAP Mask */
#define DWT_CTRL_CYCTAP_Pos
                                             9
/*!< DWT CTRL: CYCTAP Position */
#define DWT CTRL CYCTAP Msk
                                            (0x1UL << DWT CTRL CYCTAP Pos)
/*!< DWT CTRL: CYCTAP Mask */
#define DWT_CTRL_POSTINIT_Pos
                                             5
/*!< DWT CTRL: POSTINIT Position */</pre>
#define DWT_CTRL_POSTINIT_Msk
                                            (0xFUL << DWT_CTRL_POSTINIT_Pos)
/*!< DWT CTRL: POSTINIT Mask */
```

```
#define DWT_CTRL_POSTPRESET_Pos
                                             1
/*!< DWT CTRL: POSTPRESET Position */
#define DWT_CTRL_POSTPRESET_Msk
                                            (0xFUL << DWT_CTRL_POSTPRESET_Pos)
/*!< DWT CTRL: POSTPRESET Mask */
#define DWT CTRL CYCCNTENA Pos
/*!< DWT CTRL: CYCCNTENA Position */</pre>
#define DWT_CTRL_CYCCNTENA_Msk
                                            (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)
/*!< DWT CTRL: CYCCNTENA Mask */
/* DWT CPI Count Register Definitions */
#define DWT CPICNT CPICNT Pos
                                             0
/*!< DWT CPICNT: CPICNT Position */</pre>
#define DWT_CPICNT_CPICNT_Msk
                                            (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)
/*!< DWT CPICNT: CPICNT Mask */
/* DWT Exception Overhead Count Register Definitions */
#define DWT_EXCCNT_EXCCNT_Pos
/*!< DWT EXCCNT: EXCCNT Position */
#define DWT EXCCNT EXCCNT Msk
                                            (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)
/*!< DWT EXCCNT: EXCCNT Mask */
/* DWT Sleep Count Register Definitions */
#define DWT_SLEEPCNT_SLEEPCNT_Pos
                                             0
/*!< DWT SLEEPCNT: SLEEPCNT Position */</pre>
#define DWT_SLEEPCNT_SLEEPCNT_Msk
                                            (0xFFUL /*<<
DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */
/* DWT LSU Count Register Definitions */
#define DWT_LSUCNT_LSUCNT_Pos
                                             0
/*!< DWT LSUCNT: LSUCNT Position */
#define DWT_LSUCNT_LSUCNT_Msk
                                            (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)
/*! < DWT LSUCNT: LSUCNT Mask */
/* DWT Folded-instruction Count Register Definitions */
#define DWT FOLDCNT FOLDCNT Pos
/*!< DWT FOLDCNT: FOLDCNT Position */</pre>
#define DWT_FOLDCNT_FOLDCNT_Msk
                                            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)
/*!< DWT FOLDCNT: FOLDCNT Mask */
/* DWT Comparator Mask Register Definitions */
#define DWT MASK MASK Pos
/*!< DWT MASK: MASK Position */
#define DWT_MASK_MASK_Msk
                                            (0x1FUL /*<< DWT_MASK_MASK_Pos*/)
/*!< DWT MASK: MASK Mask */
/* DWT Comparator Function Register Definitions */
#define DWT_FUNCTION_MATCHED_Pos
/*!< DWT FUNCTION: MATCHED Position */
#define DWT FUNCTION MATCHED Msk
                                            (0x1UL << DWT_FUNCTION_MATCHED_Pos)
/*!< DWT FUNCTION: MATCHED Mask */
#define DWT_FUNCTION_DATAVADDR1_Pos
                                            16
/*!< DWT FUNCTION: DATAVADDR1 Position */</pre>
#define DWT_FUNCTION_DATAVADDR1_Msk
                                            (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)
/*!< DWT FUNCTION: DATAVADDR1 Mask */
#define DWT_FUNCTION_DATAVADDR0_Pos
                                            12
```

```
/*!< DWT FUNCTION: DATAVADDR0 Position */</pre>
#define DWT_FUNCTION_DATAVADDR0_Msk
                                            (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)
/*!< DWT FUNCTION: DATAVADDRO Mask */
#define DWT FUNCTION DATAVSIZE Pos
                                            10
/*!< DWT FUNCTION: DATAVSIZE Position */
#define DWT_FUNCTION_DATAVSIZE_Msk
                                            (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)
/*! < DWT FUNCTION: DATAVSIZE Mask */
#define DWT_FUNCTION_LNK1ENA_Pos
                                             9
/*!< DWT FUNCTION: LNK1ENA Position */</pre>
#define DWT_FUNCTION_LNK1ENA_Msk
                                            (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)
/*!< DWT FUNCTION: LNK1ENA Mask */
#define DWT_FUNCTION_DATAVMATCH_Pos
                                             8
/*!< DWT FUNCTION: DATAVMATCH Position */</pre>
#define DWT_FUNCTION_DATAVMATCH_Msk
                                            (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)
/*! < DWT FUNCTION: DATAVMATCH Mask */
#define DWT FUNCTION CYCMATCH Pos
                                             7
/*!< DWT FUNCTION: CYCMATCH Position */
#define DWT_FUNCTION_CYCMATCH_Msk
                                            (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)
/*!< DWT FUNCTION: CYCMATCH Mask */
#define DWT_FUNCTION_EMITRANGE_Pos
                                             5
/*!< DWT FUNCTION: EMITRANGE Position */</pre>
#define DWT_FUNCTION_EMITRANGE_Msk
                                            (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)
/*!< DWT FUNCTION: EMITRANGE Mask */</pre>
#define DWT FUNCTION FUNCTION Pos
                                             0
/*!< DWT FUNCTION: FUNCTION Position */</pre>
#define DWT_FUNCTION_FUNCTION_Msk
                                            (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)
/*!< DWT FUNCTION: FUNCTION Mask */
/*@}*/ /* end of group CMSIS_DWT */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_TPI
                            Trace Port Interface (TPI)
    \brief
                Type definitions for the Trace Port Interface (TPI)
 @{
/** \brief Structure type to access the Trace Port Interface Register (TPI).
typedef struct
    _IO uint32_t SSPSR;
                                          /*! < Offset: 0x000 (R/ ) Supported
Parallel Port Size Register
  __IO uint32_t CSPSR;
                                          /*!< Offset: 0x004 (R/W)
                                                                     Current Parallel
Port Size Register */
       uint32_t RESERVED0[2];
   IO uint32 t ACPR;
                                          /*!< Offset: 0x010 (R/W)
                                                                     Asynchronous
Clock Prescaler Register */
       uint32_t RESERVED1[55];
   _IO uint32_t SPPR;
                                          /*!< Offset: 0x0F0 (R/W)
                                                                     Selected Pin
Protocol Register */
       uint32_t RESERVED2[131];
                                          /*! < Offset: 0x300 (R/) Formatter and
  __I uint32_t FFSR;
```

```
Flush Status Register */
  __IO uint32_t FFCR;
                                          /*!< Offset: 0x304 (R/W) Formatter and
Flush Control Register */
  __I uint32_t FSCR;
                                          /*!< Offset: 0x308 (R/ ) Formatter
Synchronization Counter Register */
       uint32_t RESERVED3[759];
  __I uint32_t TRIGGER;
                                          /*!< Offset: 0xEE8 (R/)
                                                                     TRIGGER */
  __I uint32_t FIF00;
                                          /*!< Offset: 0xEEC (R/ )</pre>
                                                                     Integration ETM
Data */
  __I uint32_t ITATBCTR2;
                                          /*!< Offset: 0xEF0 (R/ )
                                                                     ITATBCTR2 */
       uint32_t RESERVED4[1];
  __I uint32_t ITATBCTR0;
                                         /*!< Offset: 0xEF8 (R/ )
                                                                     ITATBCTR0 */
  __I uint32_t FIF01;
                                         /*!< Offset: 0xEFC (R/ )
                                                                     Integration ITM
Data */
  __IO uint32_t ITCTRL;
                                          /*!< Offset: 0xF00 (R/W)
                                                                     Integration Mode
Control */
       uint32_t RESERVED5[39];
  __IO uint32_t CLAIMSET;
                                          /*!< Offset: 0xFA0 (R/W)
                                                                     Claim tag set */
   __IO uint32_t CLAIMCLR;
                                         /*!< Offset: 0xFA4 (R/W)
                                                                     Claim tag clear
       uint32_t RESERVED7[8];
    _I uint32_t DEVID;
                                          /*!< Offset: 0xFC8 (R/ )
                                                                     TPIU DEVID */
                                          /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */</pre>
  __I uint32_t DEVTYPE;
} TPI_Type;
/* TPI Asynchronous Clock Prescaler Register Definitions */
#define TPI_ACPR_PRESCALER_Pos
/*!< TPI ACPR: PRESCALER Position */</pre>
#define TPI_ACPR_PRESCALER_Msk
                                            (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)
/*!< TPI ACPR: PRESCALER Mask */
/* TPI Selected Pin Protocol Register Definitions */
#define TPI_SPPR_TXMODE_Pos
/*!< TPI SPPR: TXMODE Position */</pre>
#define TPI_SPPR_TXMODE_Msk
                                            (0x3UL /*<< TPI SPPR TXMODE Pos*/)
/*!< TPI SPPR: TXMODE Mask */
/* TPI Formatter and Flush Status Register Definitions */
#define TPI_FFSR_FtNonStop_Pos
/*!< TPI FFSR: FtNonStop Position */</pre>
#define TPI_FFSR_FtNonStop_Msk
                                            (0x1UL << TPI_FFSR_FtNonStop_Pos)
/*! < TPI FFSR: FtNonStop Mask */
#define TPI_FFSR_TCPresent_Pos
                                             2
/*!< TPI FFSR: TCPresent Position */</pre>
#define TPI_FFSR_TCPresent_Msk
                                            (0x1UL << TPI_FFSR_TCPresent_Pos)
/*!< TPI FFSR: TCPresent Mask */
#define TPI_FFSR_FtStopped_Pos
/*!< TPI FFSR: FtStopped Position */
#define TPI_FFSR_FtStopped_Msk
                                            (0x1UL << TPI_FFSR_FtStopped_Pos)
/*!< TPI FFSR: FtStopped Mask */</pre>
#define TPI_FFSR_FlInProg_Pos
                                             0
/*!< TPI FFSR: FlInProg Position */</pre>
#define TPI_FFSR_FlInProg_Msk
                                            (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)
/*!< TPI FFSR: FlInProg Mask */</pre>
/* TPI Formatter and Flush Control Register Definitions */
```

```
#define TPI_FFCR_TrigIn_Pos
                                              8
/*!< TPI FFCR: TrigIn Position */</pre>
#define TPI_FFCR_TrigIn_Msk
                                             (0x1UL << TPI_FFCR_TrigIn_Pos)
/*!< TPI FFCR: TrigIn Mask */
#define TPI FFCR EnFCont Pos
                                              1
/*!< TPI FFCR: EnFCont Position */
#define TPI_FFCR_EnFCont_Msk
                                             (0x1UL << TPI_FFCR_EnFCont_Pos)
/*!< TPI FFCR: EnFCont Mask */
/* TPI TRIGGER Register Definitions */
#define TPI_TRIGGER_TRIGGER_Pos
                                              0
/*!< TPI TRIGGER: TRIGGER Position */</pre>
#define TPI_TRIGGER_TRIGGER_Msk
                                             (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)
/*!< TPI TRIGGER: TRIGGER Mask */
/* TPI Integration ETM Data Register Definitions (FIF00) */
#define TPI_FIF00_ITM_ATVALID_Pos
                                             29
/*!< TPI FIF00: ITM_ATVALID Position */</pre>
#define TPI FIF00 ITM ATVALID Msk
                                             (0x3UL << TPI_FIF00_ITM_ATVALID_Pos)
/*!< TPI FIF00: ITM_ATVALID Mask */</pre>
#define TPI FIF00 ITM bytecount Pos
                                             27
/*!< TPI FIF00: ITM_bytecount Position */</pre>
#define TPI_FIF00_ITM_bytecount_Msk
                                             (0x3UL << TPI_FIF00_ITM_bytecount_Pos)
/*!< TPI FIF00: ITM_bytecount Mask */
#define TPI_FIF00_ETM_ATVALID_Pos
                                             26
/*!< TPI FIF00: ETM_ATVALID Position */</pre>
#define TPI_FIF00_ETM_ATVALID_Msk
                                             (0x3UL << TPI_FIF00_ETM_ATVALID_Pos)
/*!< TPI FIF00: ETM_ATVALID Mask */
#define TPI_FIF00_ETM_bytecount_Pos
                                             24
/*!< TPI FIF00: ETM_bytecount Position */
#define TPI FIF00 ETM bytecount Msk
                                             (0x3UL << TPI_FIF00_ETM_bytecount_Pos)
/*!< TPI FIF00: ETM bytecount Mask */
#define TPI_FIF00_ETM2_Pos
                                             16
/*!< TPI FIF00: ETM2 Position */</pre>
#define TPI_FIF00_ETM2_Msk
                                             (0xFFUL << TPI_FIF00_ETM2_Pos)
/*!< TPI FIF00: ETM2 Mask */
#define TPI FIF00 ETM1 Pos
/*!< TPI FIF00: ETM1 Position */</pre>
#define TPI_FIF00_ETM1_Msk
                                             (0xFFUL << TPI_FIF00_ETM1_Pos)
/*!< TPI FIF00: ETM1 Mask */
#define TPI_FIF00_ETM0_Pos
                                              0
/*!< TPI FIF00: ETM0 Position */
#define TPI FIF00 ETM0 Msk
                                             (0xFFUL /*<< TPI FIF00 ETM0 Pos*/)
/*!< TPI FIF00: ETM0 Mask */
/* TPI ITATBCTR2 Register Definitions */
#define TPI_ITATBCTR2_ATREADY_Pos
                                              0
/*!< TPI ITATBCTR2: ATREADY Position */</pre>
#define TPI_ITATBCTR2_ATREADY_Msk
                                             (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)
/*!< TPI ITATBCTR2: ATREADY Mask */
/* TPI Integration ITM Data Register Definitions (FIF01) */
```

```
29
#define TPI_FIF01_ITM_ATVALID_Pos
/*!< TPI FIF01: ITM_ATVALID Position */</pre>
#define TPI_FIF01_ITM_ATVALID_Msk
                                             (0x3UL << TPI_FIF01_ITM_ATVALID_Pos)
/*!< TPI FIF01: ITM_ATVALID Mask */
#define TPI FIF01 ITM bytecount Pos
                                             27
/*!< TPI FIF01: ITM_bytecount Position */</pre>
#define TPI_FIF01_ITM_bytecount_Msk
                                             (0x3UL << TPI_FIF01_ITM_bytecount_Pos)
/*!< TPI FIF01: ITM_bytecount Mask */
#define TPI_FIF01_ETM_ATVALID_Pos
                                             26
/*!< TPI FIF01: ETM_ATVALID Position */</pre>
#define TPI FIF01 ETM ATVALID Msk
                                             (0x3UL << TPI_FIF01_ETM_ATVALID_Pos)
/*!< TPI FIF01: ETM_ATVALID Mask */</pre>
#define TPI_FIF01_ETM_bytecount_Pos
                                             24
/*!< TPI FIF01: ETM_bytecount Position */</pre>
#define TPI_FIF01_ETM_bytecount_Msk
                                             (0x3UL << TPI_FIF01_ETM_bytecount_Pos)
/*!< TPI FIF01: ETM_bytecount Mask */
#define TPI_FIF01_ITM2_Pos
                                             16
/*!< TPI FIF01: ITM2 Position */</pre>
#define TPI FIF01 ITM2 Msk
                                             (0xFFUL << TPI_FIF01_ITM2_Pos)
/*!< TPI FIF01: ITM2 Mask */
#define TPI_FIF01_ITM1_Pos
                                              8
/*!< TPI FIF01: ITM1 Position */
#define TPI_FIF01_ITM1_Msk
                                             (0xFFUL << TPI_FIF01_ITM1_Pos)
/*!< TPI FIF01: ITM1 Mask */
#define TPI_FIF01_ITM0_Pos
                                              Θ
/*!< TPI FIF01: ITM0 Position */</pre>
#define TPI_FIF01_ITM0_Msk
                                             (0xFFUL /*<< TPI_FIF01_ITM0_Pos*/)
/*!< TPI FIF01: ITM0 Mask */
/* TPI ITATBCTR0 Register Definitions */
#define TPI ITATBCTR0 ATREADY Pos
                                              0
/*!< TPI ITATBCTR0: ATREADY Position */</pre>
#define TPI_ITATBCTR0_ATREADY_Msk
                                             (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)
/*!< TPI ITATBCTR0: ATREADY Mask */
/* TPI Integration Mode Control Register Definitions */
#define TPI ITCTRL Mode Pos
/*!< TPI ITCTRL: Mode Position */</pre>
#define TPI_ITCTRL_Mode_Msk
                                             (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)
/*!< TPI ITCTRL: Mode Mask */
/* TPI DEVID Register Definitions */
#define TPI_DEVID_NRZVALID_Pos
                                             11
/*!< TPI DEVID: NRZVALID Position */
#define TPI DEVID NRZVALID Msk
                                             (0x1UL << TPI_DEVID_NRZVALID_Pos)
/*!< TPI DEVID: NRZVALID Mask */
#define TPI_DEVID_MANCVALID_Pos
                                             10
/*!< TPI DEVID: MANCVALID Position */</pre>
#define TPI_DEVID_MANCVALID_Msk
                                             (0x1UL << TPI_DEVID_MANCVALID_Pos)
/*!< TPI DEVID: MANCVALID Mask */
#define TPI_DEVID_PTINVALID_Pos
                                              9
```

```
/*!< TPI DEVID: PTINVALID Position */</pre>
#define TPI DEVID PTINVALID Msk
                                            (0x1UL << TPI_DEVID_PTINVALID_Pos)
/*!< TPI DEVID: PTINVALID Mask */
#define TPI DEVID MinBufSz Pos
                                             6
/*!< TPI DEVID: MinBufSz Position */
#define TPI_DEVID_MinBufSz_Msk
                                            (0x7UL << TPI_DEVID_MinBufSz_Pos)
/*!< TPI DEVID: MinBufSz Mask */
#define TPI_DEVID_AsynClkIn_Pos
                                             5
/*!< TPI DEVID: AsynClkIn Position */</pre>
#define TPI_DEVID_AsynClkIn_Msk
                                            (0x1UL << TPI_DEVID_AsynClkIn_Pos)
/*!< TPI DEVID: AsynClkIn Mask */</pre>
#define TPI_DEVID_NrTraceInput_Pos
                                             0
/*!< TPI DEVID: NrTraceInput Position */</pre>
#define TPI_DEVID_NrTraceInput_Msk
                                            (0x1FUL /*<<
TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */
/* TPI DEVTYPE Register Definitions */
#define TPI_DEVTYPE_MajorType_Pos
                                             4
/*!< TPI DEVTYPE: MajorType Position */</pre>
#define TPI_DEVTYPE_MajorType_Msk
                                            (0xFUL << TPI_DEVTYPE_MajorType_Pos)
/*!< TPI DEVTYPE: MajorType Mask */
#define TPI_DEVTYPE_SubType_Pos
                                             0
/*!< TPI DEVTYPE: SubType Position */</pre>
#define TPI_DEVTYPE_SubType_Msk
                                            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)
/*! < TPI DEVTYPE: SubType Mask */
/*@}*/ /* end of group CMSIS_TPI */
#if (__MPU_PRESENT == 1)
/** \ingroup CMSIS_core_register
    \defgroup CMSIS MPU
                            Memory Protection Unit (MPU)
    \brief
                Type definitions for the Memory Protection Unit (MPU)
  @{
 */
/** \brief Structure type to access the Memory Protection Unit (MPU).
 * /
typedef struct
                                          /*!< Offset: 0x000 (R/ ) MPU Type
  __I uint32_t TYPE;
Register
                                          /*!< Offset: 0x004 (R/W)
  ___IO uint32_t CTRL;
                                                                    MPU Control
Register
  /*!< Offset: 0x008 (R/W)
                                                                    MPU Region
RNRber Register
   _IO uint32_t RBAR;
                                          /*!< Offset: 0x00C (R/W)
                                                                    MPU Region Base
Address Register
   _IO uint32_t RASR;
                                          /*!< Offset: 0x010 (R/W)
                                                                    MPU Region
Attribute and Size Register
  __IO uint32_t RBAR_A1;
                                          /*!< Offset: 0x014 (R/W)
                                                                    MPU Alias 1
Region Base Address Register
  __IO uint32_t RASR_A1;
                                          /*!< Offset: 0x018 (R/W)
                                                                    MPU Alias 1
Region Attribute and Size Register */
                                          /*!< Offset: 0x01C (R/W) MPU Alias 2
  ___IO uint32_t RBAR_A2;
```

```
Region Base Address Register
  __IO uint32_t RASR_A2;
                                          /*!< Offset: 0x020 (R/W) MPU Alias 2
Region Attribute and Size Register */
                                                                     MPU Alias 3
  __IO uint32_t RBAR_A3;
                                          /*!< Offset: 0x024 (R/W)
Region Base Address Register
                                    * /
  IO uint32 t RASR A3;
                                          /*!< Offset: 0x028 (R/W) MPU Alias 3
Region Attribute and Size Register */
} MPU_Type;
/* MPU Type Register */
#define MPU_TYPE_IREGION_Pos
                                            16
/*!< MPU TYPE: IREGION Position */</pre>
#define MPU TYPE IREGION Msk
                                            (0xFFUL << MPU_TYPE_IREGION_Pos)
/*!< MPU TYPE: IREGION Mask */
#define MPU_TYPE_DREGION_Pos
                                             8
/*!< MPU TYPE: DREGION Position */</pre>
#define MPU_TYPE_DREGION_Msk
                                            (0xFFUL << MPU_TYPE_DREGION_Pos)
/*!< MPU TYPE: DREGION Mask */
#define MPU_TYPE_SEPARATE_Pos
                                             0
/*!< MPU TYPE: SEPARATE Position */</pre>
#define MPU TYPE SEPARATE Msk
                                            (1UL /*<< MPU TYPE SEPARATE Pos*/)
/*!< MPU TYPE: SEPARATE Mask */
/* MPU Control Register */
#define MPU_CTRL_PRIVDEFENA_Pos
                                             2
/*!< MPU CTRL: PRIVDEFENA Position */</pre>
#define MPU_CTRL_PRIVDEFENA_Msk
                                            (1UL << MPU_CTRL_PRIVDEFENA_Pos)
/*!< MPU CTRL: PRIVDEFENA Mask */
#define MPU_CTRL_HFNMIENA_Pos
                                             1
/*!< MPU CTRL: HFNMIENA Position */
#define MPU_CTRL_HFNMIENA_Msk
                                            (1UL << MPU_CTRL_HFNMIENA_Pos)
/*!< MPU CTRL: HFNMIENA Mask */
#define MPU CTRL ENABLE Pos
                                             0
/*!< MPU CTRL: ENABLE Position */
                                            (1UL /*<< MPU_CTRL_ENABLE_Pos*/)
#define MPU_CTRL_ENABLE_Msk
/*!< MPU CTRL: ENABLE Mask */
/* MPU Region Number Register */
#define MPU RNR REGION Pos
/*!< MPU RNR: REGION Position */</pre>
#define MPU_RNR_REGION_Msk
                                            (0xFFUL /*<< MPU_RNR_REGION_Pos*/)
/*!< MPU RNR: REGION Mask */
/* MPU Region Base Address Register */
#define MPU_RBAR_ADDR_Pos
                                             5
/*!< MPU RBAR: ADDR Position */
#define MPU RBAR ADDR Msk
                                            (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)
/*!< MPU RBAR: ADDR Mask */
#define MPU_RBAR_VALID_Pos
                                             4
/*! < MPU RBAR: VALID Position */
#define MPU_RBAR_VALID_Msk
                                            (1UL << MPU_RBAR_VALID_Pos)
/*! < MPU RBAR: VALID Mask */
#define MPU_RBAR_REGION_Pos
                                             0
```

```
/*!< MPU RBAR: REGION Position */
#define MPU RBAR REGION Msk
                                             (0xFUL /*<< MPU_RBAR_REGION_Pos*/)
/*!< MPU RBAR: REGION Mask */
/* MPU Region Attribute and Size Register */
#define MPU RASR ATTRS Pos
/*!< MPU RASR: MPU Region Attribute field Position */</pre>
#define MPU_RASR_ATTRS_Msk
                                             (0xFFFFUL << MPU_RASR_ATTRS_Pos)
/*!< MPU RASR: MPU Region Attribute field Mask */</pre>
#define MPU_RASR_XN_Pos
                                            28
/*!< MPU RASR: ATTRS.XN Position */</pre>
#define MPU RASR XN Msk
                                            (1UL << MPU_RASR_XN_Pos)
/*! < MPU RASR: ATTRS.XN Mask */
#define MPU_RASR_AP_Pos
                                            24
/*!< MPU RASR: ATTRS.AP Position */
#define MPU_RASR_AP_Msk
                                            (0x7UL << MPU_RASR_AP_Pos)
/*!< MPU RASR: ATTRS.AP Mask */
#define MPU_RASR_TEX_Pos
                                            19
/*! < MPU RASR: ATTRS.TEX Position */
#define MPU_RASR_TEX_Msk
                                            (0x7UL << MPU RASR TEX Pos)
/*!< MPU RASR: ATTRS.TEX Mask */
#define MPU_RASR_S_Pos
                                            18
/*! < MPU RASR: ATTRS.S Position */
#define MPU_RASR_S_Msk
                                            (1UL << MPU_RASR_S_Pos)
/*!< MPU RASR: ATTRS.S Mask */
                                            17
#define MPU_RASR_C_Pos
/*!< MPU RASR: ATTRS.C Position */
#define MPU_RASR_C_Msk
                                            (1UL << MPU_RASR_C_Pos)
/*! < MPU RASR: ATTRS.C Mask */
#define MPU RASR B Pos
                                            16
/*!< MPU RASR: ATTRS.B Position */
#define MPU_RASR_B_Msk
                                            (1UL << MPU_RASR_B_Pos)
/*!< MPU RASR: ATTRS.B Mask */
#define MPU_RASR_SRD_Pos
                                             8
/*!< MPU RASR: Sub-Region Disable Position */</pre>
                                             (0xFFUL << MPU_RASR_SRD_Pos)
#define MPU RASR SRD Msk
/*!< MPU RASR: Sub-Region Disable Mask */
#define MPU_RASR_SIZE_Pos
/*!< MPU RASR: Region Size Field Position */
#define MPU_RASR_SIZE_Msk
                                             (0x1FUL << MPU_RASR_SIZE_Pos)
/*!< MPU RASR: Region Size Field Mask */
#define MPU RASR ENABLE Pos
/*!< MPU RASR: Region enable bit Position */</pre>
#define MPU RASR ENABLE Msk
                                            (1UL /*<< MPU RASR ENABLE Pos*/)
/*!< MPU RASR: Region enable bit Disable Mask */
/*@} end of group CMSIS_MPU */
#endif
```

```
#if (__FPU_PRESENT == 1)
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_FPU Floating Point Unit (FPU)
                Type definitions for the Floating Point Unit (FPU)
  @{
 */
/** \brief Structure type to access the Floating Point Unit (FPU).
* /
typedef struct
       uint32_t RESERVED0[1];
   _IO uint32_t FPCCR;
                                          /*!< Offset: 0x004 (R/W) Floating-Point
Context Control Register
  __IO uint32_t FPCAR;
                                          /*!< Offset: 0x008 (R/W)
                                                                     Floating-Point
Context Address Register
   _IO uint32_t FPDSCR;
                                          /*!< Offset: 0x00C (R/W)
                                                                     Floating-Point
Default Status Control Register
                                          /*! < Offset: 0x010 (R/) Media and FP
  __I uint32_t MVFR0;
                                          */
Feature Register 0
                                          /*! Offset: 0x014 (R/ ) Media and FP
 __I uint32_t MVFR1;
                                          */
Feature Register 1
} FPU_Type;
/* Floating-Point Context Control Register */
#define FPU_FPCCR_ASPEN_Pos
/*!< FPCCR: ASPEN bit Position */</pre>
#define FPU_FPCCR_ASPEN_Msk
                                            (1UL << FPU_FPCCR_ASPEN_Pos)
/*!< FPCCR: ASPEN bit Mask */
#define FPU_FPCCR_LSPEN_Pos
                                            30
/*!< FPCCR: LSPEN Position */
#define FPU_FPCCR_LSPEN_Msk
                                            (1UL << FPU_FPCCR_LSPEN_Pos)
/*!< FPCCR: LSPEN bit Mask */
#define FPU FPCCR MONRDY Pos
                                             8
/*!< FPCCR: MONRDY Position */
#define FPU_FPCCR_MONRDY_Msk
                                            (1UL << FPU_FPCCR_MONRDY_Pos)
/*!< FPCCR: MONRDY bit Mask */
#define FPU_FPCCR_BFRDY_Pos
                                             6
/*!< FPCCR: BFRDY Position */</pre>
#define FPU FPCCR BFRDY Msk
                                            (1UL << FPU_FPCCR_BFRDY_Pos)
/*!< FPCCR: BFRDY bit Mask */
#define FPU_FPCCR_MMRDY_Pos
                                             5
/*!< FPCCR: MMRDY Position */
#define FPU_FPCCR_MMRDY_Msk
                                            (1UL << FPU_FPCCR_MMRDY_Pos)
/*!< FPCCR: MMRDY bit Mask */
#define FPU_FPCCR_HFRDY_Pos
                                             4
/*!< FPCCR: HFRDY Position */</pre>
#define FPU FPCCR HFRDY Msk
                                            (1UL << FPU FPCCR HFRDY Pos)
/*!< FPCCR: HFRDY bit Mask */
#define FPU_FPCCR_THREAD_Pos
/*!< FPCCR: processor mode bit Position */</pre>
#define FPU_FPCCR_THREAD_Msk
                                            (1UL << FPU_FPCCR_THREAD_Pos)
/*!< FPCCR: processor mode active bit Mask */</pre>
```

```
#define FPU FPCCR USER Pos
/*!< FPCCR: privilege level bit Position */
                                             (1UL << FPU_FPCCR_USER_Pos)
#define FPU_FPCCR_USER_Msk
/*!< FPCCR: privilege level bit Mask */</pre>
#define FPU FPCCR LSPACT Pos
/*!< FPCCR: Lazy state preservation active bit Position */</pre>
#define FPU_FPCCR_LSPACT_Msk
                                             (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)
/*!< FPCCR: Lazy state preservation active bit Mask */
/* Floating-Point Context Address Register */
#define FPU FPCAR ADDRESS Pos
/*!< FPCAR: ADDRESS bit Position */</pre>
#define FPU_FPCAR_ADDRESS_Msk
                                             (0x1FFFFFFUL << FPU_FPCAR_ADDRESS_Pos)
/*!< FPCAR: ADDRESS bit Mask */
/* Floating-Point Default Status Control Register */
#define FPU_FPDSCR_AHP_Pos
/*!< FPDSCR: AHP bit Position */
#define FPU FPDSCR AHP Msk
                                            (1UL << FPU_FPDSCR_AHP_Pos)
/*!< FPDSCR: AHP bit Mask */
#define FPU_FPDSCR_DN_Pos
                                            25
/*!< FPDSCR: DN bit Position */
#define FPU_FPDSCR_DN_Msk
                                            (1UL << FPU_FPDSCR_DN_Pos)
/*! < FPDSCR: DN bit Mask */
#define FPU_FPDSCR_FZ_Pos
                                            24
/*!< FPDSCR: FZ bit Position */
#define FPU_FPDSCR_FZ_Msk
                                            (1UL << FPU_FPDSCR_FZ_Pos)
/*!< FPDSCR: FZ bit Mask */
#define FPU_FPDSCR_RMode_Pos
                                            22
/*! < FPDSCR: RMode bit Position */
#define FPU FPDSCR RMode Msk
                                            (3UL << FPU FPDSCR RMode Pos)
/*!< FPDSCR: RMode bit Mask */
/* Media and FP Feature Register 0 */
#define FPU_MVFR0_FP_rounding_modes_Pos
/*!< MVFR0: FP rounding modes bits Position */</pre>
#define FPU_MVFR0_FP_rounding_modes_Msk
                                            (0xFUL <<
FPU_MVFR0_FP_rounding_modes_Pos)
                                      /*!< MVFR0: FP rounding modes bits Mask */
#define FPU_MVFR0_Short_vectors_Pos
                                            24
/*!< MVFR0: Short vectors bits Position */</pre>
#define FPU_MVFR0_Short_vectors_Msk
                                             (0xFUL << FPU_MVFR0_Short_vectors_Pos)
/*!< MVFR0: Short vectors bits Mask */</pre>
#define FPU MVFR0 Square root Pos
                                            20
/*!< MVFR0: Square root bits Position */</pre>
#define FPU_MVFR0_Square_root_Msk
                                            (0xFUL << FPU_MVFR0_Square_root_Pos)
/*!< MVFR0: Square root bits Mask */
#define FPU_MVFR0_Divide_Pos
                                            16
/*!< MVFR0: Divide bits Position */
#define FPU MVFR0 Divide Msk
                                            (0xFUL << FPU_MVFR0_Divide_Pos)
/*!< MVFR0: Divide bits Mask */
```

```
#define FPU_MVFR0_FP_excep_trapping_Pos
/*!< MVFR0: FP exception trapping bits Position */</pre>
#define FPU_MVFR0_FP_excep_trapping_Msk
                                            (0xFUL <<
                                     /*!< MVFR0: FP exception trapping bits Mask */</pre>
FPU_MVFR0_FP_excep_trapping_Pos)
#define FPU MVFR0 Double precision Pos
/*!< MVFR0: Double-precision bits Position */</pre>
#define FPU_MVFR0_Double_precision_Msk
                                             (0xFUL <<
                                     /*!< MVFR0: Double-precision bits Mask */</pre>
FPU_MVFR0_Double_precision_Pos)
#define FPU_MVFR0_Single_precision_Pos
/*!< MVFRO: Single-precision bits Position */
#define FPU_MVFR0_Single_precision_Msk
                                            (0xFUL <<
FPU_MVFR0_Single_precision_Pos)
                                    /*!< MVFR0: Single-precision bits Mask */
#define FPU_MVFR0_A_SIMD_registers_Pos
                                             0
/*!< MVFR0: A_SIMD registers bits Position */</pre>
                                             (0xFUL /*<<
#define FPU_MVFR0_A_SIMD_registers_Msk
FPU_MVFRO_A_SIMD_registers_Pos*/) /*!< MVFRO: A_SIMD registers bits Mask */
/* Media and FP Feature Register 1 */
#define FPU_MVFR1_FP_fused_MAC_Pos
                                            28
/*!< MVFR1: FP fused MAC bits Position */</pre>
#define FPU_MVFR1_FP_fused_MAC_Msk
                                            (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)
/*!< MVFR1: FP fused MAC bits Mask */
#define FPU_MVFR1_FP_HPFP_Pos
                                            24
/*!< MVFR1: FP HPFP bits Position */</pre>
#define FPU_MVFR1_FP_HPFP_Msk
                                             (0xFUL << FPU_MVFR1_FP_HPFP_Pos)
/*!< MVFR1: FP HPFP bits Mask */
#define FPU_MVFR1_D_NaN_mode_Pos
                                             4
/*!< MVFR1: D_NaN mode bits Position */</pre>
#define FPU_MVFR1_D_NaN_mode_Msk
                                             (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)
/*! < MVFR1: D NaN mode bits Mask */
#define FPU MVFR1 FtZ mode Pos
                                             0
/*!< MVFR1: FtZ mode bits Position */</pre>
#define FPU_MVFR1_FtZ_mode_Msk
                                             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)
/*!< MVFR1: FtZ mode bits Mask */
/*@} end of group CMSIS_FPU */
#endif
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_CoreDebug
                                     Core Debug Registers (CoreDebug)
                Type definitions for the Core Debug Registers
    \brief
 @{
 */
/** \brief Structure type to access the Core Debug Register (CoreDebug).
 */
typedef struct
   _IO uint32_t DHCSR;
                                          /*!< Offset: 0x000 (R/W)
                                                                     Debug Halting
Control and Status Register
                                          /*!< Offset: 0x004 ( /W)
 __O uint32_t DCRSR;
                                                                     Debug Core
Register Selector Register
```

```
/*!< Offset: 0x008 (R/W)
   _IO uint32_t DCRDR;
                                                                      Debug Core
Register Data Register
   _IO uint32_t DEMCR;
                                           /*!< Offset: 0x00C (R/W)
                                                                      Debug Exception
and Monitor Control Register */
} CoreDebug_Type;
/* Debug Halting Control and Status Register */
#define CoreDebug_DHCSR_DBGKEY_Pos
/*!< CoreDebug DHCSR: DBGKEY Position */</pre>
#define CoreDebug_DHCSR_DBGKEY_Msk
                                             (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)
/*!< CoreDebug DHCSR: DBGKEY Mask */</pre>
#define CoreDebug DHCSR S RESET ST Pos
                                             25
/*!< CoreDebug DHCSR: S_RESET_ST Position */</pre>
#define CoreDebug_DHCSR_S_RESET_ST_Msk
                                             (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)
/*!< CoreDebug DHCSR: S_RESET_ST Mask */
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos
                                             24
/*!< CoreDebug DHCSR: S_RETIRE_ST Position */</pre>
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk
                                             (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)
/*!< CoreDebug DHCSR: S_RETIRE_ST Mask */</pre>
#define CoreDebug DHCSR S LOCKUP Pos
                                             19
/*!< CoreDebug DHCSR: S_LOCKUP Position */</pre>
#define CoreDebug_DHCSR_S_LOCKUP_Msk
                                             (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)
/*!< CoreDebug DHCSR: S_LOCKUP Mask */
#define CoreDebug_DHCSR_S_SLEEP_Pos
                                             18
/*!< CoreDebug DHCSR: S_SLEEP Position */
#define CoreDebug_DHCSR_S_SLEEP_Msk
                                             (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)</pre>
/*!< CoreDebug DHCSR: S_SLEEP Mask */
#define CoreDebug_DHCSR_S_HALT_Pos
                                             17
/*! < CoreDebug DHCSR: S_HALT Position */
#define CoreDebug_DHCSR_S_HALT_Msk
                                             (1UL << CoreDebug_DHCSR_S_HALT_Pos)
/*!< CoreDebug DHCSR: S HALT Mask */
#define CoreDebug_DHCSR_S_REGRDY_Pos
                                             16
/*!< CoreDebug DHCSR: S_REGRDY Position */</pre>
#define CoreDebug_DHCSR_S_REGRDY_Msk
                                             (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)
/*!< CoreDebug DHCSR: S_REGRDY Mask */</pre>
                                              5
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos
/*!< CoreDebug DHCSR: C_SNAPSTALL Position
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk
                                             (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)
/*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
#define CoreDebug_DHCSR_C_MASKINTS_Pos
                                              3
/*!< CoreDebug DHCSR: C_MASKINTS Position */</pre>
#define CoreDebug DHCSR C MASKINTS Msk
                                             (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)
/*!< CoreDebug DHCSR: C_MASKINTS Mask */</pre>
#define CoreDebug DHCSR C STEP Pos
                                              2
/*!< CoreDebug DHCSR: C_STEP Position */</pre>
#define CoreDebug_DHCSR_C_STEP_Msk
                                             (1UL << CoreDebug_DHCSR_C_STEP_Pos)
/*!< CoreDebug DHCSR: C_STEP Mask */</pre>
#define CoreDebug_DHCSR_C_HALT_Pos
                                              1
/*!< CoreDebug DHCSR: C_HALT Position */</pre>
```

```
#define CoreDebug_DHCSR_C_HALT_Msk
                                             (1UL << CoreDebug_DHCSR_C_HALT_Pos)
/*!< CoreDebug DHCSR: C_HALT Mask */
#define CoreDebug_DHCSR_C_DEBUGEN_Pos
                                              0
/*!< CoreDebug DHCSR: C_DEBUGEN Position */</pre>
#define CoreDebug DHCSR C DEBUGEN Msk
                                              (1UL /*<<
CoreDebug_DHCSR_C_DEBUGEN_Pos*/)
                                       /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
/* Debug Core Register Selector Register */
#define CoreDebug_DCRSR_REGWnR_Pos
                                             16
/*!< CoreDebug DCRSR: REGWnR Position */</pre>
#define CoreDebug_DCRSR_REGWnR_Msk
                                             (1UL << CoreDebug_DCRSR_REGWnR_Pos)</pre>
/*!< CoreDebug DCRSR: REGWnR Mask */
#define CoreDebug_DCRSR_REGSEL_Pos
                                              0
/*!< CoreDebug DCRSR: REGSEL Position */</pre>
#define CoreDebug DCRSR REGSEL Msk
                                              (0x1FUL /*<<
CoreDebug_DCRSR_REGSEL_Pos*/)
                                   /*!< CoreDebug DCRSR: REGSEL Mask */
/* Debug Exception and Monitor Control Register */
#define CoreDebug_DEMCR_TRCENA_Pos
                                             24
/*!< CoreDebug DEMCR: TRCENA Position */</pre>
#define CoreDebug_DEMCR_TRCENA_Msk
                                              (1UL << CoreDebug_DEMCR_TRCENA_Pos)
/*!< CoreDebug DEMCR: TRCENA Mask */
#define CoreDebug_DEMCR_MON_REQ_Pos
                                             19
/*!< CoreDebug DEMCR: MON_REQ Position */</pre>
#define CoreDebug_DEMCR_MON_REQ_Msk
                                             (1UL << CoreDebug_DEMCR_MON_REQ_Pos)
/*!< CoreDebug DEMCR: MON_REQ Mask */</pre>
#define CoreDebug_DEMCR_MON_STEP_Pos
                                             18
/*!< CoreDebug DEMCR: MON_STEP Position */</pre>
#define CoreDebug_DEMCR_MON_STEP_Msk
                                             (1UL << CoreDebug_DEMCR_MON_STEP_Pos)
/*!< CoreDebug DEMCR: MON_STEP Mask */</pre>
#define CoreDebug DEMCR MON PEND Pos
                                             17
/*!< CoreDebug DEMCR: MON PEND Position */</pre>
#define CoreDebug_DEMCR_MON_PEND_Msk
                                             (1UL << CoreDebug_DEMCR_MON_PEND_Pos)
/*!< CoreDebug DEMCR: MON_PEND Mask */</pre>
#define CoreDebug_DEMCR_MON_EN_Pos
                                             16
/*!< CoreDebug DEMCR: MON_EN Position */</pre>
#define CoreDebug DEMCR MON EN Msk
                                             (1UL << CoreDebug_DEMCR_MON_EN_Pos)
/*!< CoreDebug DEMCR: MON_EN Mask */
#define CoreDebug_DEMCR_VC_HARDERR_Pos
                                             10
/*!< CoreDebug DEMCR: VC_HARDERR Position */</pre>
#define CoreDebug_DEMCR_VC_HARDERR_Msk
                                             (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)
/*!< CoreDebug DEMCR: VC_HARDERR Mask */
#define CoreDebug_DEMCR_VC_INTERR_Pos
                                              9
/*!< CoreDebug DEMCR: VC_INTERR Position */</pre>
#define CoreDebug DEMCR VC INTERR Msk
                                              (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)
/*!< CoreDebug DEMCR: VC_INTERR Mask */</pre>
#define CoreDebug_DEMCR_VC_BUSERR_Pos
                                              8
/*!< CoreDebug DEMCR: VC_BUSERR Position */</pre>
#define CoreDebug_DEMCR_VC_BUSERR_Msk
                                             (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)
/*!< CoreDebug DEMCR: VC_BUSERR Mask */</pre>
```

```
#define CoreDebug_DEMCR_VC_STATERR_Pos
                                              7
/*!< CoreDebug DEMCR: VC_STATERR Position */</pre>
#define CoreDebug_DEMCR_VC_STATERR_Msk
                                             (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)
/*!< CoreDebug DEMCR: VC_STATERR Mask */
#define CoreDebug_DEMCR_VC_CHKERR_Pos
                                              6
/*!< CoreDebug DEMCR: VC_CHKERR Position */</pre>
#define CoreDebug_DEMCR_VC_CHKERR_Msk
                                             (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)
/*!< CoreDebug DEMCR: VC_CHKERR Mask */
                                              5
#define CoreDebug_DEMCR_VC_NOCPERR_Pos
/*!< CoreDebug DEMCR: VC NOCPERR Position */</pre>
#define CoreDebug_DEMCR_VC_NOCPERR_Msk
                                             (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)
/*!< CoreDebug DEMCR: VC_NOCPERR Mask */
#define CoreDebug_DEMCR_VC_MMERR_Pos
                                              4
/*!< CoreDebug DEMCR: VC_MMERR Position */</pre>
                                             (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)
#define CoreDebug_DEMCR_VC_MMERR_Msk
/*!< CoreDebug DEMCR: VC MMERR Mask */
#define CoreDebug_DEMCR_VC_CORERESET_Pos
/*!< CoreDebug DEMCR: VC_CORERESET Position */</pre>
                                             (1UL /*<<
#define CoreDebug_DEMCR_VC_CORERESET_Msk
CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */
/*@} end of group CMSIS_CoreDebug */
/** \ingroup
                CMSIS_core_register
    \defgroup
                CMSIS_core_base
                                     Core Definitions
    \brief
                Definitions for base addresses, unions, and structures.
 @{
 */
/* Memory mapping of Cortex-M4 Hardware */
                             (0xE000E000UL)
#define SCS BASE
                                                                         /*!< System
Control Space Base Address
                             * /
#define ITM_BASE
                             (0xE0000000UL)
                                                                         /*!< ITM Base
Address
#define DWT_BASE
                             (0xE0001000UL)
                                                                         /*!< DWT Base
Address
#define TPI_BASE
                             (0xE0040000UL)
                                                                         /*!< TPI Base
Address
#define CoreDebug_BASE
                             (0xE000EDF0UL)
                                                                         /*!< Core
Debug Base Address
                               */
                                          0x0010UL)
#define SysTick_BASE
                             (SCS_BASE +
                                                                         /*!< SysTick
Base Address
#define NVIC_BASE
                             (SCS_BASE +
                                          0x0100UL)
                                                                         /*!< NVIC
Base Address
                               */
#define SCB BASE
                             (SCS_BASE +
                                          0x0D00UL)
                                                                         /*!< System
Control Block Base Address
#define SCnSCB
                                               *)
                                                      SCS_BASE
                                                                         /*!< System
                             ((SCnSCB_Type
control Register not in SCB
#define SCB
                             ((SCB_Type
                                               * )
                                                      SCB_BASE
                                                                         /*!< SCB
configuration struct
                                */
#define SysTick
                             ((SysTick_Type
                                               * )
                                                                         /*!< SysTick
                                                      SysTick_BASE
                                                                    )
configuration struct
```

```
#define NVIC
                         ((NVIC_Type
                                              NVIC_BASE
                                                              /*!< NVIC
                           */
configuration struct
#define ITM
                         ((ITM_Type
                                              ITM BASE
                                                               /*!< ITM
configuration struct
                            */
#define DWT
                                        * )
                                                               /*!< DWT
                         ((DWT_Type
                                               DWT BASE
                                                           )
configuration struct
                            */
                         ((TPI_Type
                                                               /*!< TPI
#define TPI
                                               TPI BASE
                                                           )
configuration struct
                         ((CoreDebug_Type *)
                                                               /*!< Core
#define CoreDebug
                                              CoreDebug_BASE)
Debug configuration struct
#if (__MPU_PRESENT == 1)
 #define MPU BASE
                         (SCS_BASE + 0x0D90UL)
                                                               /*!< Memory
Protection Unit
                                        *)
 #define MPU
                         ((MPU_Type
                                               MPU_BASE
                                                          ) /*!< Memory
Protection Unit
#endif
#if (__FPU_PRESENT == 1)
 #define FPU BASE
                         (SCS_BASE + 0x0F30UL)
                                                               /*!< Floating
Point Unit
                       ((FPU_Type
                                        * )
                                               FPU BASE ) /*!< Floating
 #define FPU
Point Unit
#endif
/*@} */
Hardware Abstraction Layer
 Core Function Interface contains:
 - Core NVIC Functions
 - Core SysTick Functions
 - Core Debug Functions
 - Core Register Access Functions
                **********************
/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
NVIC functions
############ */
/** \ingroup CMSIS_Core_FunctionInterface
   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
              Functions that manage interrupts and exceptions via the NVIC.
   \brief
   @{
/** \brief Set Priority Grouping
 The function sets the priority grouping field using the required unlock sequence.
 The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP
field.
 Only values from 0..7 are used.
 In case of a conflict between priority grouping and available
 priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
```

```
\param [in]
                                                PriorityGroup Priority grouping field.
  */
    _STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
    uint32_t reg_value;
    uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);
only values 0..7 are used
    reg_value = SCB->AIRCR;
                                                                                 */
read old register configuration
    reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));
/* clear bits to change
    reg_value = (reg_value
                                     ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                                     (PriorityGroupTmp << 8)
Insert write key and priorty group */
    SCB->AIRCR = reg_value;
}
/** \brief Get Priority Grouping
    The function reads the priority grouping field from the NVIC Interrupt
Controller.
         \return
                                                              Priority grouping field (SCB->AIRCR [10:8] PRIGROUP
field).
  */
    _STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
    return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >>
SCB_AIRCR_PRIGROUP_Pos));
}
/** \brief Enable External Interrupt
         The function enables a device-specific interrupt in the NVIC interrupt
controller.
         \param [in]
                                                IRQn External interrupt number. Value cannot be negative.
    _STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
    NVIC - SER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)(int32_t)(int32_t)))
(int32_t)IRQn) & 0x1FUL));
/** \brief Disable External Interrupt
         The function disables a device-specific interrupt in the NVIC interrupt
controller.
         \param [in]
                                                IRQn External interrupt number. Value cannot be negative.
   _STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
    NVIC - ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(i
```

```
(int32_t)IRQn) \& 0x1FUL));
/** \brief Get Pending Interrupt
              The function reads the pending register in the NVIC and returns the pending bit
              for the specified interrupt.
              \param [in]
                                                                             IRQn Interrupt number.
              \return
                                                                                                Interrupt status is not pending.
             \return
                                                                                                Interrupt status is pending.
     _STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
      return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] \& (1UL <<
(((uint32_t)(int32_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));
/** \brief Set Pending Interrupt
              The function sets the pending bit of an external interrupt.
              \param [in]
                                                                             IRQn Interrupt number. Value cannot be negative.
     _STATIC_INLINE    void NVIC_SetPendingIRQ(IRQn_Type IRQn)
      NVIC - SPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)(int32_t)(int32_t)))
(int32_t)IRQn) \& 0x1FUL));
/** \brief Clear Pending Interrupt
              The function clears the pending bit of an external interrupt.
              \param [in]
                                                                             IRQn External interrupt number. Value cannot be negative.
      NVIC -> ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(
(int32_t)IRQn) & 0x1FUL));
/** \brief Get Active Interrupt
              The function reads the active register in NVIC and returns the active bit.
              \param [in]
                                                                             IRQn
                                                                                                Interrupt number.
              \return
                                                                                                   Interrupt status is not active.
              \return
                                                                                                   Interrupt status is active.
      _STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
      return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << 1)((INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(INT32_t)(I
```

```
(((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
/** \brief Set Interrupt Priority
         The function sets the priority of an interrupt.
         \note The priority cannot be set for every core interrupt.
         \param [in]
                                                IRQn
                                                            Interrupt number.
         \param [in]
                                    priority Priority to set.
    STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
    if((int32_t)IRQn < 0) {
        SCB-SHP[(((uint32_t)(int32_t))RQn) \& 0xFUL)-4UL] = (uint8_t)((priority << (8 - 
    _NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    else {
        NVIC->IP[((uint32_t)(int32_t)IRQn)]
                                                                                                                             = (uint8_t)((priority << (8 -
    _NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
}
/** \brief Get Interrupt Priority
         The function reads the priority of an interrupt. The interrupt
         number can be positive to specify an external (device specific)
         interrupt, or negative to specify an internal (core) interrupt.
         \param [in]
                                         IRQn
                                                       Interrupt number.
         \return
                                                       Interrupt Priority. Value is aligned automatically to the
implemented
                                                       priority bits of the microcontroller.
    STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
    if((int32_t)IRQn < 0) {
        return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) \& 0xFUL)-4UL] >> (8 - Carrow (((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL)] >> (8 - Carrow (((uint32_t)(int32_t)(int32_t)IRQn) & 0xFUL)-4UL) >> (8 - Carrow (((uint32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32_t)(int32
    _NVIC_PRIO_BITS)));
         return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]
                                                                                                                                                                      >> (8 -
    _NVIC_PRIO_BITS)));
}
/** \brief Encode Priority
        The function encodes the priority for an interrupt with the given priority
group,
         preemptive priority value, and subpriority value.
         In case of a conflict between priority grouping and available
         priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
```

```
Used priority group.
    \param [in]
                  PreemptPriority
                                   Preemptive priority value (starting from 0).
                      SubPriority
                                   Subpriority value (starting from 0).
    \param [in]
    \return
                                   Encoded priority. Value can be used in the
function \ref NVIC_SetPriority().
 _STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t
PreemptPriority, uint32_t SubPriority)
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values
0..7 are used
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ?
(uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits
                      = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) <
(uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)
(__NVIC_PRIO_BITS));
  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) <<
SubPriorityBits) |
           ((SubPriority
                             & (uint32_t)((1UL << (SubPriorityBits
                                                                      )) - 1UL)))
         );
}
/** \brief Decode Priority
    The function decodes an interrupt priority value with a given priority group to
    preemptive priority value and subpriority value.
    In case of a conflict between priority grouping and available
    priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
                        Priority
    \param [in]
                                   Priority value, which can be retrieved with the
function \ref NVIC_GetPriority().
    \param [in]
                    PriorityGroup Used priority group.
    \param [out] pPreemptPriority
                                   Preemptive priority value (starting from 0).
    \param [out]
                     pSubPriority Subpriority value (starting from 0).
 _STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t
PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values
0..7 are used
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ?
(uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
                      = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) <
  SubPriorityBits
(uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)
(__NVIC_PRIO_BITS));
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL <<
(PreemptPriorityBits)) - 1UL);
                                                  ) & (uint32_t)((1UL <<
  *pSubPriority
                    = (Priority
```

\param [in]

PriorityGroup

```
(SubPriorityBits
                 )) - 1UL);
/** \brief System Reset
    The function initiates a system reset request to reset the MCU.
  STATIC_INLINE void NVIC_SystemReset(void)
                                                                  /* Ensure all
    DSB();
outstanding memory accesses included
                                                                     buffered
write are completed before reset */
 SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
                          (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
                           SCB_AIRCR_SYSRESETREQ_Msk
                                                                  /* Keep
                                                       );
priority group unchanged */
  __DSB();
                                                                  /* Ensure
completion of memory access */
                                                                  /* wait until
 while(1) { __NOP(); }
reset */
/*@} end of CMSIS_Core_NVICFunctions */
SysTick function
/** \ingroup CMSIS_Core_FunctionInterface
    \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
               Functions that configure the System.
 @{
 */
#if (___Vendor_SysTickConfig == 0)
/** \brief System Tick Configuration
    The function initializes the System Timer and its interrupt, and starts the
System Tick Timer.
    Counter is in free running mode to generate periodic interrupts.
    \param [in] ticks Number of ticks between two interrupts.
    \return
                    0
                       Function succeeded.
                       Function failed.
    \return
                    1
    \note
             When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
    function <br/>
<br/>
function <br/>
<br/>
fick_Config</b> is not included. In this case, the file
<b><i>device</i>.h</b>
   must contain a vendor-specific implementation of this function.
 _STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); } /* Reload value
impossible */
```

```
/* set reload
 SysTick->LOAD = (uint32_t)(ticks - 1UL);
register */
 NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority
for Systick Interrupt */
 SysTick->VAL = OUL;
                                                                /* Load the
SysTick Counter Value */
 SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                 SysTick_CTRL_TICKINT_Msk
                                                                /* Enable
                  SysTick_CTRL_ENABLE_Msk;
SysTick IRQ and SysTick Timer */
                                                                /* Function
 return (OUL);
successful */
}
#endif
/*@} end of CMSIS_Core_SysTickFunctions */
/* ################################ Debug In/Output function
/** \ingroup CMSIS_Core_FunctionInterface
   \defgroup CMSIS_core_DebugFunctions ITM Functions
           Functions that access the ITM debug interface.
 @{
 */
extern volatile int32_t ITM_RxBuffer;
                                                     /*!< External variable to
receive characters.
#define
                      ITM_RXBUFFER_EMPTY
                                           0x5AA55AA5 /*! < Value identifying
\ref ITM_RxBuffer is ready for next character. */
/** \brief ITM Send Character
   The function transmits a character via the ITM channel 0, and
   \li Just returns when no debugger is connected that has booked the output.
   \li Is blocking when a debugger is connected, but the previous character sent
has not been transmitted.
   \param [in]
                 ch Character to transmit.
   \returns
                      Character to transmit.
 STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
                                  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != OUL) &&
     ((ITM->TER & 1UL
   while (ITM->PORT[0].u32 == 0UL) { __NOP(); }
   ITM->PORT[0].u8 = (uint8_t)ch;
 return (ch);
/** \brief ITM Receive Character
```

```
The function inputs a character via the external variable \ref ITM_RxBuffer.
   \return
                       Received character.
   \return
                   -1 No character pending.
 _STATIC_INLINE int32_t ITM_ReceiveChar (void) {
                                           /* no character available */
 int32_t ch = -1;
 if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) {
   ch = ITM_RxBuffer;
   ITM_RxBuffer = ITM_RXBUFFER_EMPTY;
                                      /* ready for next character */
 }
 return (ch);
/** \brief ITM Check Character
   The function checks whether a character is pending for reading in the
variable \ref ITM_RxBuffer.
   \return
                    0 No character available.
   \return
                    1 Character available.
__STATIC_INLINE int32_t ITM_CheckChar (void) {
 if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) {
                                              /* no character available */
   return (0);
  } else {
                                                    character available */
   return (1);
  }
}
/*@} end of CMSIS core DebugFunctions */
#ifdef __cplusplus
#endif
#endif /* __CORE_CM4_H_DEPENDANT */
#endif /* __CMSIS_GENERIC */
Processors:
                           MKL25Z128FM4
* *
                           MKL25Z128FT4
                           MKL25Z128LH4
                           MKL25Z128VLK4
* *
* *
      Compilers:
                           Keil ARM C/C++ Compiler
* *
                           Freescale C/C++ for Embedded ARM
* *
                           GNU C Compiler
* *
                           GNU C Compiler - CodeSourcery Sourcery G++
                           IAR ANSI C/C++ Compiler for ARM
```

```
* *
                             KL25P80M48SF0RM, Rev.3, Sep 2012
       Reference manual:
* *
                             rev. 2.5, 2015-02-19
       Version:
* *
       Build:
                             b150220
* *
* *
       Abstract:
* *
           CMSIS Peripheral Access Layer for MKL25Z4
* *
* *
       Copyright (c) 1997 - 2015 Freescale Semiconductor, Inc.
* *
       All rights reserved.
* *
* *
       Redistribution and use in source and binary forms, with or without
modification,
       are permitted provided that the following conditions are met:
* *
* *
* *
       o Redistributions of source code must retain the above copyright notice,
this list
         of conditions and the following disclaimer.
* *
* *
       o Redistributions in binary form must reproduce the above copyright notice,
this
         list of conditions and the following disclaimer in the documentation
and/or
* *
         other materials provided with the distribution.
* *
* *
       o Neither the name of Freescale Semiconductor, Inc. nor the names of its
* *
         contributors may be used to endorse or promote products derived from this
* *
         software without specific prior written permission.
* *
* *
       THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND
       ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED
* *
       WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* *
       DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
FOR
* *
       ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES
* *
       (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* *
       LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
ON
* *
       ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* *
       (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
THIS
       SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* *
* *
       http:
                              www.freescale.com
* *
       mail:
                              support@freescale.com
* *
* *
       Revisions:
* *
       - rev. 1.0 (2012-06-13)
* *
           Initial version.
* *
       - rev. 1.1 (2012-06-21)
* *
           Update according to reference manual rev. 1.
* *
       - rev. 1.2 (2012-08-01)
* *
           Device type UARTLP changed to UARTO.
* *
       - rev. 1.3 (2012-10-04)
* *
           Update according to reference manual rev. 3.
       - rev. 1.4 (2012-11-22)
```

* *

```
* *
          MCG module - bit LOLS in MCG_S register renamed to LOLSO.
* *
          NV registers - bit EZPORT_DIS in NV_FOPT register removed.
* *
      - rev. 1.5 (2013-04-05)
* *
          Changed start of doxygen comment.
* *
      - rev. 2.0 (2013-10-29)
* *
          Register accessor macros added to the memory map.
* *
          Symbols for Processor Expert memory map compatibility added to the
memory map.
* *
          Startup file for gcc has been updated according to CMSIS 3.2.
* *
          System initialization updated.
* *
      - rev. 2.1 (2014-07-16)
* *
          Module access macro module_BASES replaced by module_BASE_PTRS.
* *
          System initialization and startup updated.
* *
      - rev. 2.2 (2014-08-22)
* *
          System initialization updated - default clock config changed.
* *
      - rev. 2.3 (2014-08-28)
* *
          Update of startup files - possibility to override DefaultISR added.
* *
      - rev. 2.4 (2014-10-14)
          Interrupt INT_LPTimer renamed to INT_LPTMR0.
* *
      - rev. 2.5 (2015-02-19)
* *
          Renamed interrupt vector LLW to LLWU.
/*!
 * @file MKL25Z4.h
 * @version 2.5
 * @date 2015-02-19
 * @brief CMSIS Peripheral Access Layer for MKL25Z4
 * CMSIS Peripheral Access Layer for MKL25Z4
/* ------
  -- MCU activation
   */
/* Prevention from multiple including the same memory map */
#if !defined(MKL25Z4_H_) /* Check if memory map has not been already included */
#define MKL25Z4_H_
#define MCU MKL25Z4
/* Check if another memory map has not been also included */
#if (defined(MCU_ACTIVE))
 #error MKL25Z4 memory map: There is already included another memory map. Only one
memory map can be included.
#endif /* (defined(MCU_ACTIVE)) */
#define MCU ACTIVE
#include <stdint.h>
/** Memory map major version (memory maps with equal major version number are
* compatible) */
#define MCU_MEM_MAP_VERSION 0x0200u
/** Memory map minor version */
#define MCU_MEM_MAP_VERSION_MINOR 0x0005u
```

```
/* -----
   -- Interrupt vector numbers
 * @addtogroup Interrupt_vector_numbers Interrupt vector numbers
 */
/** Interrupt Number Definitions */
                                                 /**< Number of interrupts in the</pre>
#define NUMBER_OF_INT_VECTORS 48
Vector table */
typedef enum IRQn {
  /* Core interrupts */
                                                  /**< Non Maskable Interrupt */</pre>
 NonMaskableInt_IRQn
                              = -14,
 HardFault_IRQn
                              = -13,
                                                   /**< Cortex-M0 SV Hard Fault
Interrupt */
 SVCall_IRQn
                                                  /**< Cortex-M0 SV Call Interrupt
                             = -5,
                                                   /**< Cortex-M0 Pend SV Interrupt
 PendSV_IRQn
                              = -2,
 SysTick_IRQn
                              = -1,
                                                   /**< Cortex-M0 System Tick
Interrupt */
 /* Device specific interrupts */
                                                   /**< DMA channel 0 transfer
                               = 0,
 DMA0_IRQn
complete */
                                                   /**< DMA channel 1 transfer
 DMA1_IRQn
                              = 1,
complete */
                                                   /**< DMA channel 2 transfer
 DMA2_IRQn
                              = 2,
complete */
                                                   /**< DMA channel 3 transfer
  DMA3_IRQn
                              = 3,
complete */
                                                   /**< Reserved interrupt */</pre>
 Reserved20 IROn
                               = 4.
                                                   /**< Command complete and read</pre>
 FTFA_IRQn
                              = 5,
collision */
  LVD_LVW_IRQn
                              = 6,
                                                   /**< Low-voltage detect, low-
voltage warning */
 LLWU_IRQn
                              = 7,
                                                   /**< Low leakage wakeup Unit */
                                                   /**< I2C0 interrupt */
                              = 8,
  I2CO_IRQn
                               = 9,
  I2C1_IRQn
                                                   /**< I2C1 interrupt */
 SPI0_IRQn
                              = 10,
                                                   /**< SPIO single interrupt</pre>
vector for all sources */
                                                   /**< SPI1 single interrupt
  SPI1_IRQn
                               = 11,
vector for all sources */
                              = 12,
                                                   /**< UARTO status and error */
 UARTO_IRQn
                                                   /**< UART1 status and error */
 UART1_IRQn
                              = 13,
 UART2_IRQn
                              = 14,
                                                   /**< UART2 status and error */
                              = 15,
                                                   /**< ADC0 interrupt */</pre>
 ADC0_IRQn
                                                   /**< CMP0 interrupt */</pre>
 CMP0_IRQn
                              = 16,
 TPM0 IROn
                              = 17,
                                                   /**< TPMO single interrupt
vector for all sources */
 TPM1_IRQn
                              = 18,
                                                   /**< TPM1 single interrupt
vector for all sources */
 TPM2_IRQn
                              = 19,
                                                   /**< TPM2 single interrupt
vector for all sources */
                                                   /**< RTC alarm */
 RTC_IRQn
                              = 20,
```

```
/**< RTC seconds */
 RTC_Seconds_IRQn
                       = 21,
                                       /**< PIT interrupt */</pre>
                       = 22,
 PIT_IRQn
                       = 23,
                                       /**< Reserved interrupt */
 Reserved39 IROn
                                       /**< USB0 interrupt */
 USB0_IRQn
                       = 24,
                                      /**< DAC0 interrupt */
                       = 25,
 DACO_IRQn
                                      /**< TSIO interrupt */
                       = 26,
 TSI0 IROn
                      = 27,
                                      /**< MCG interrupt */
 MCG IROn
                      = 28,
                                      /**< LPTMR0 interrupt */
 LPTMR0_IRQn
                                     /**< Reserved interrupt */
/**< PORTA Pin detect */</pre>
                      = 29,
 Reserved45_IRQn
                       = 30,
 PORTA_IRQn
 PORTD_IRQn
                       = 31
                                      /**< PORTD Pin detect */
} IRQn_Type;
/*!
* @}
*//* end of group Interrupt_vector_numbers */
/* -----
  -- Cortex MO Core Configuration
  */
* @addtogroup Cortex_Core_Configuration Cortex M0 Core Configuration
* @{
*/
#define ___CMOPLUS_REV
                            0x0000  /**< Core revision r0p0 */
#define ___MPU_PRESENT
                                     /**< Defines if an MPU is present
                             0
or not */
                             1
#define ___VTOR_PRESENT
                                    /**< Defines if an MPU is present
or not */
                       2
                                    /**< Number of priority bits
#define __NVIC_PRIO_BITS
implemented in the NVIC */
#define ___Vendor_SysTickConfig 0
                                     /**< Vendor specific
implementation of SysTickConfig is defined */
#include "core_cm0plus.h"
/*!
*/ /* end of group Cortex_Core_Configuration */
/* -----
  -- Device Peripheral Access Layer
  */
* @addtogroup Peripheral_access_layer Device Peripheral Access Layer
*/
** Start of section using anonymous unions
```

```
#if defined(__ARMCC_VERSION)
 #pragma push
 #pragma anon_unions
#elif defined(__CWCC__)
 #pragma push
 #pragma cpp_extensions on
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
 #error Not supported compiler type
/* -----
   -- ADC Peripheral Access Layer
/*!
 * @addtogroup ADC_Peripheral_Access_Layer ADC Peripheral Access Layer
* @{
*/
/** ADC - Register Layout Typedef */
typedef struct {
                                                 /**< ADC Status and Control
 __IO uint32_t SC1[2];
Registers 1, array offset: 0x0, array step: 0x4 */
                                                 /**< ADC Configuration Register
  ___IO uint32_t CFG1;
1, offset: 0x8 */
 __IO uint32_t CFG2;
                                                 /**< ADC Configuration Register
2, offset: 0xC */
 __I uint32_t R[2];
                                                 /**< ADC Data Result Register,
array offset: 0x10, array step: 0x4 */
  __IO uint32_t CV1;
                                                 /** < Compare Value Registers,
offset: 0x18 */
  /**< Compare Value Registers,
offset: 0x1C */
 __IO uint32_t SC2;
                                                 /**< Status and Control Register
2, offset: 0x20 */
  __IO uint32_t SC3;
                                                 /**< Status and Control Register
3, offset: 0x24 */
                                                 /**< ADC Offset Correction
 __IO uint32_t OFS;
Register, offset: 0x28 */
  __IO uint32_t PG;
                                                 /**< ADC Plus-Side Gain
Register, offset: 0x2C */
                                                 /**< ADC Minus-Side Gain
 __IO uint32_t MG;
Register, offset: 0x30 */
                                                 /**< ADC Plus-Side General
   _IO uint32_t CLPD;
Calibration Value Register, offset: 0x34 */
   _IO uint32_t CLPS;
                                                 /**< ADC Plus-Side General
Calibration Value Register, offset: 0x38 */
                                                 /**< ADC Plus-Side General
   Calibration Value Register, offset: 0x3C */
   /**< ADC Plus-Side General
Calibration Value Register, offset: 0x40 */
   _IO uint32_t CLP2;
                                                 /**< ADC Plus-Side General
Calibration Value Register, offset: 0x44 */
  __IO uint32_t CLP1;
                                                 /**< ADC Plus-Side General
Calibration Value Register, offset: 0x48 */
```

```
/**< ADC Plus-Side General
   _IO uint32_t CLP0;
Calibration Value Register, offset: 0x4C */
      uint8_t RESERVED_0[4];
                                                /**< ADC Minus-Side General
   _IO uint32_t CLMD;
Calibration Value Register, offset: 0x54 */
                                                /**< ADC Minus-Side General
   IO uint32 t CLMS;
Calibration Value Register, offset: 0x58 */
                                                /**< ADC Minus-Side General
  _IO uint32_t CLM4;
Calibration Value Register, offset: 0x5C */
   _IO uint32_t CLM3;
                                                /**< ADC Minus-Side General
Calibration Value Register, offset: 0x60 */
                                                /**< ADC Minus-Side General</pre>
   _IO uint32_t CLM2;
Calibration Value Register, offset: 0x64 */
                                                /**< ADC Minus-Side General
  __IO uint32_t CLM1;
Calibration Value Register, offset: 0x68 */
  /**< ADC Minus-Side General
Calibration Value Register, offset: 0x6C */
} ADC_Type, *ADC_MemMapPtr;
/* ------
  -- ADC - Register accessor macros
  */
/*!
 * @addtogroup ADC_Register_Accessor_Macros ADC - Register accessor macros
* @{
*/
/* ADC - Register accessors */
#define ADC_SC1_REG(base,index)
                                              ((base)->SC1[index])
#define ADC_SC1_COUNT
#define ADC_CFG1_REG(base)
                                              ((base)->CFG1)
#define ADC_CFG2_REG(base)
                                              ((base)->CFG2)
#define ADC_R_REG(base,index)
                                              ((base)->R[index])
#define ADC_R_COUNT
#define ADC_CV1_REG(base)
                                              ((base)->CV1)
#define ADC_CV2_REG(base)
                                              ((base)->CV2)
#define ADC_SC2_REG(base)
                                              ((base)->SC2)
                                              ((base)->SC3)
#define ADC_SC3_REG(base)
#define ADC_OFS_REG(base)
                                              ((base)->0FS)
#define ADC_PG_REG(base)
                                              ((base)->PG)
#define ADC_MG_REG(base)
                                              ((base)->MG)
#define ADC_CLPD_REG(base)
                                              ((base)->CLPD)
#define ADC_CLPS_REG(base)
                                              ((base)->CLPS)
#define ADC_CLP4_REG(base)
                                              ((base)->CLP4)
                                              ((base)->CLP3)
#define ADC_CLP3_REG(base)
#define ADC_CLP2_REG(base)
                                              ((base)->CLP2)
#define ADC_CLP1_REG(base)
                                              ((base)->CLP1)
#define ADC_CLPO_REG(base)
                                              ((base)->CLP0)
#define ADC_CLMD_REG(base)
                                              ((base)->CLMD)
#define ADC_CLMS_REG(base)
                                              ((base)->CLMS)
#define ADC CLM4 REG(base)
                                              ((base)->CLM4)
#define ADC_CLM3_REG(base)
                                              ((base)->CLM3)
#define ADC_CLM2_REG(base)
                                              ((base)->CLM2)
#define ADC_CLM1_REG(base)
                                              ((base)->CLM1)
#define ADC_CLMO_REG(base)
                                              ((base)->CLM0)
```

```
*/ /* end of group ADC_Register_Accessor_Macros */
/* -------
   -- ADC Register Masks
 * @addtogroup ADC_Register_Masks ADC Register Masks
 * @{
/* SC1 Bit Fields */
#define ADC_SC1_ADCH_MASK
                                                  0x1Fu
#define ADC_SC1_ADCH_SHIFT
#define ADC_SC1_ADCH_WIDTH
                                                  5
#define ADC_SC1_ADCH(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_SC1_ADCH_SHIFT))&ADC_SC1_ADCH_MASK)
#define ADC SC1 DIFF MASK
                                                  0x20u
#define ADC_SC1_DIFF_SHIFT
                                                  5
#define ADC_SC1_DIFF_WIDTH
                                                  1
#define ADC_SC1_DIFF(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_SC1_DIFF_SHIFT))&ADC_SC1_DIFF_MASK)
#define ADC_SC1_AIEN_MASK
                                                  0x40u
#define ADC_SC1_AIEN_SHIFT
                                                  6
#define ADC_SC1_AIEN_WIDTH
#define ADC_SC1_AIEN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_SC1_AIEN_SHIFT))&ADC_SC1_AIEN_MASK)
#define ADC_SC1_COCO_MASK
                                                  0x80u
#define ADC_SC1_COCO_SHIFT
                                                  7
#define ADC_SC1_COCO_WIDTH
#define ADC_SC1_COCO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_SC1_COCO_SHIFT))&ADC_SC1_COCO_MASK)
/* CFG1 Bit Fields */
#define ADC_CFG1_ADICLK_MASK
                                                  0x3u
#define ADC_CFG1_ADICLK_SHIFT
                                                  0
#define ADC_CFG1_ADICLK_WIDTH
                                                  2
#define ADC_CFG1_ADICLK(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CFG1_ADICLK_SHIFT))&ADC_CFG1_ADICLK_MASK)
#define ADC_CFG1_MODE_MASK
                                                  0xCu
#define ADC_CFG1_MODE_SHIFT
                                                  2
#define ADC_CFG1_MODE_WIDTH
#define ADC_CFG1_MODE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CFG1_MODE_SHIFT))&ADC_CFG1_MODE_MASK)</pre>
#define ADC_CFG1_ADLSMP_MASK
                                                  0x10u
#define ADC_CFG1_ADLSMP_SHIFT
                                                  4
#define ADC_CFG1_ADLSMP_WIDTH
                                                  1
#define ADC_CFG1_ADLSMP(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CFG1_ADLSMP_SHIFT))&ADC_CFG1_ADLSMP_MASK)
#define ADC_CFG1_ADIV_MASK
                                                  0x60u
#define ADC_CFG1_ADIV_SHIFT
                                                  5
#define ADC CFG1 ADIV WIDTH
#define ADC_CFG1_ADIV(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CFG1_ADIV_SHIFT))&ADC_CFG1_ADIV_MASK)
#define ADC_CFG1_ADLPC_MASK
                                                  0x80u
#define ADC_CFG1_ADLPC_SHIFT
                                                  7
#define ADC_CFG1_ADLPC_WIDTH
#define ADC_CFG1_ADLPC(x)
                                                  (((uint32_t)((uint32_t)
```

```
(x))<<ADC_CFG1_ADLPC_SHIFT))&ADC_CFG1_ADLPC_MASK)
/* CFG2 Bit Fields */
#define ADC_CFG2_ADLSTS_MASK
                                                  0x3u
#define ADC_CFG2_ADLSTS_SHIFT
                                                  0
#define ADC_CFG2_ADLSTS_WIDTH
#define ADC CFG2 ADLSTS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CFG2_ADLSTS_SHIFT))&ADC_CFG2_ADLSTS_MASK)
#define ADC_CFG2_ADHSC_MASK
                                                  0x4u
#define ADC_CFG2_ADHSC_SHIFT
                                                  2
#define ADC_CFG2_ADHSC_WIDTH
                                                  1
#define ADC_CFG2_ADHSC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CFG2_ADHSC_SHIFT))&ADC_CFG2_ADHSC_MASK)
#define ADC CFG2 ADACKEN MASK
                                                  0x8u
#define ADC_CFG2_ADACKEN_SHIFT
                                                  3
#define ADC_CFG2_ADACKEN_WIDTH
                                                  1
#define ADC_CFG2_ADACKEN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CFG2_ADACKEN_SHIFT))&ADC_CFG2_ADACKEN_MASK)
#define ADC_CFG2_MUXSEL_MASK
                                                  0x10u
#define ADC_CFG2_MUXSEL_SHIFT
#define ADC CFG2 MUXSEL WIDTH
#define ADC_CFG2_MUXSEL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CFG2_MUXSEL_SHIFT))&ADC_CFG2_MUXSEL_MASK)
/* R Bit Fields */
#define ADC_R_D_MASK
                                                  0xFFFFu
#define ADC_R_D_SHIFT
                                                  0
#define ADC_R_D_WIDTH
                                                  16
#define ADC_R_D(x)
                                                  (((uint32_t)((uint32_t)
(x)) << ADC_R_D_SHIFT)) & ADC_R_D_MASK)
/* CV1 Bit Fields */
#define ADC_CV1_CV_MASK
                                                  0xFFFFu
#define ADC_CV1_CV_SHIFT
                                                  Θ
#define ADC_CV1_CV_WIDTH
                                                  16
#define ADC CV1 CV(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CV1_CV_SHIFT))&ADC_CV1_CV_MASK)
/* CV2 Bit Fields */
#define ADC_CV2_CV_MASK
                                                  0xFFFFu
#define ADC_CV2_CV_SHIFT
                                                  0
#define ADC_CV2_CV_WIDTH
                                                  16
#define ADC_CV2_CV(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CV2_CV_SHIFT))&ADC_CV2_CV_MASK)
/* SC2 Bit Fields */
#define ADC_SC2_REFSEL_MASK
                                                  0x3u
#define ADC_SC2_REFSEL_SHIFT
#define ADC_SC2_REFSEL_WIDTH
#define ADC_SC2_REFSEL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_SC2_REFSEL_SHIFT))&ADC_SC2_REFSEL_MASK)
#define ADC_SC2_DMAEN_MASK
                                                  0x4u
#define ADC_SC2_DMAEN_SHIFT
                                                  2
#define ADC_SC2_DMAEN_WIDTH
                                                  (((uint32_t)(((uint32_t)
#define ADC_SC2_DMAEN(x)
(x))<<ADC_SC2_DMAEN_SHIFT))&ADC_SC2_DMAEN_MASK)
#define ADC_SC2_ACREN_MASK
                                                  0x8u
#define ADC SC2 ACREN SHIFT
                                                  3
#define ADC_SC2_ACREN_WIDTH
                                                  1
#define ADC_SC2_ACREN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_SC2_ACREN_SHIFT))&ADC_SC2_ACREN_MASK)
#define ADC_SC2_ACFGT_MASK
                                                  0x10u
#define ADC_SC2_ACFGT_SHIFT
                                                  4
                                                  1
#define ADC_SC2_ACFGT_WIDTH
```

```
#define ADC_SC2_ACFGT(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_SC2_ACFGT_SHIFT))&ADC_SC2_ACFGT_MASK)
#define ADC_SC2_ACFE_MASK
                                                  0x20u
#define ADC_SC2_ACFE_SHIFT
                                                  5
#define ADC_SC2_ACFE_WIDTH
#define ADC SC2 ACFE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_SC2_ACFE_SHIFT))&ADC_SC2_ACFE_MASK)
#define ADC_SC2_ADTRG_MASK
                                                  0x40u
#define ADC_SC2_ADTRG_SHIFT
                                                  6
#define ADC_SC2_ADTRG_WIDTH
                                                  1
#define ADC_SC2_ADTRG(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_SC2_ADTRG_SHIFT))&ADC_SC2_ADTRG_MASK)
#define ADC SC2 ADACT MASK
                                                  0x80u
#define ADC_SC2_ADACT_SHIFT
                                                  7
#define ADC_SC2_ADACT_WIDTH
                                                  1
#define ADC_SC2_ADACT(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_SC2_ADACT_SHIFT))&ADC_SC2_ADACT_MASK)
/* SC3 Bit Fields */
#define ADC_SC3_AVGS_MASK
                                                  0x3u
#define ADC SC3 AVGS SHIFT
                                                  0
#define ADC_SC3_AVGS_WIDTH
#define ADC_SC3_AVGS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC SC3 AVGS SHIFT))&ADC SC3 AVGS MASK)
#define ADC_SC3_AVGE_MASK
                                                  0x4u
#define ADC_SC3_AVGE_SHIFT
                                                  2
#define ADC_SC3_AVGE_WIDTH
                                                  1
#define ADC_SC3_AVGE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_SC3_AVGE_SHIFT))&ADC_SC3_AVGE_MASK)
#define ADC_SC3_ADCO_MASK
                                                  0x8u
#define ADC_SC3_ADCO_SHIFT
                                                  3
#define ADC_SC3_ADCO_WIDTH
                                                  1
#define ADC_SC3_ADCO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_SC3_ADC0_SHIFT))&ADC_SC3_ADC0_MASK)
#define ADC_SC3_CALF_MASK
                                                  0x40u
#define ADC_SC3_CALF_SHIFT
                                                  6
#define ADC_SC3_CALF_WIDTH
                                                  (((uint32_t)((uint32_t)
#define ADC_SC3_CALF(x)
(x))<<ADC_SC3_CALF_SHIFT))&ADC_SC3_CALF_MASK)
#define ADC_SC3_CAL_MASK
                                                  0x80u
#define ADC_SC3_CAL_SHIFT
                                                  7
#define ADC_SC3_CAL_WIDTH
                                                  1
#define ADC_SC3_CAL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_SC3_CAL_SHIFT))&ADC_SC3_CAL_MASK)
/* OFS Bit Fields */
#define ADC_OFS_OFS_MASK
                                                  0xFFFFu
#define ADC_OFS_OFS_SHIFT
                                                  0
#define ADC_OFS_OFS_WIDTH
                                                  16
#define ADC_OFS_OFS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_OFS_OFS_SHIFT))&ADC_OFS_OFS_MASK)
/* PG Bit Fields */
#define ADC_PG_PG_MASK
                                                  0xFFFFu
#define ADC_PG_PG_SHIFT
                                                  0
#define ADC PG PG WIDTH
#define ADC_PG_PG(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_PG_PG_SHIFT))&ADC_PG_PG_MASK)
/* MG Bit Fields */
#define ADC_MG_MG_MASK
                                                  0xFFFFu
#define ADC_MG_MG_SHIFT
#define ADC_MG_MG_WIDTH
                                                  16
```

```
#define ADC_MG_MG(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_MG_MG_SHIFT))&ADC_MG_MG_MASK)
/* CLPD Bit Fields */
#define ADC_CLPD_CLPD_MASK
                                                  0x3Fu
#define ADC_CLPD_CLPD_SHIFT
                                                  0
#define ADC CLPD CLPD WIDTH
#define ADC CLPD CLPD(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CLPD_CLPD_SHIFT))&ADC_CLPD_CLPD_MASK)
/* CLPS Bit Fields */
#define ADC_CLPS_CLPS_MASK
                                                  0x3Fu
#define ADC_CLPS_CLPS_SHIFT
                                                  0
#define ADC_CLPS_CLPS_WIDTH
                                                  6
#define ADC CLPS CLPS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CLPS_CLPS_SHIFT))&ADC_CLPS_CLPS_MASK)
/* CLP4 Bit Fields */
                                                  0x3FFu
#define ADC_CLP4_CLP4_MASK
#define ADC_CLP4_CLP4_SHIFT
#define ADC_CLP4_CLP4_WIDTH
                                                  10
#define ADC_CLP4_CLP4(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CLP4_CLP4_SHIFT))&ADC_CLP4_CLP4_MASK)
/* CLP3 Bit Fields */
#define ADC_CLP3_CLP3_MASK
                                                  0x1FFu
#define ADC_CLP3_CLP3_SHIFT
                                                  0
#define ADC_CLP3_CLP3_WIDTH
                                                  9
#define ADC_CLP3_CLP3(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CLP3_CLP3_SHIFT))&ADC_CLP3_CLP3_MASK)
/* CLP2 Bit Fields */
#define ADC_CLP2_CLP2_MASK
                                                  0xFFu
#define ADC_CLP2_CLP2_SHIFT
                                                  0
#define ADC_CLP2_CLP2_WIDTH
                                                  8
#define ADC_CLP2_CLP2(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CLP2_CLP2_SHIFT))&ADC_CLP2_CLP2_MASK)
/* CLP1 Bit Fields */
#define ADC_CLP1_CLP1_MASK
                                                  0x7Fu
#define ADC CLP1 CLP1 SHIFT
                                                  0
#define ADC CLP1 CLP1 WIDTH
#define ADC_CLP1_CLP1(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CLP1_CLP1_SHIFT))&ADC_CLP1_CLP1_MASK)
/* CLPO Bit Fields */
#define ADC_CLPO_CLPO_MASK
                                                  0x3Fu
#define ADC_CLP0_CLP0_SHIFT
                                                  0
#define ADC_CLP0_CLP0_WIDTH
#define ADC_CLPO_CLPO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CLP0_CLP0_SHIFT))&ADC_CLP0_CLP0_MASK)
/* CLMD Bit Fields */
                                                  0x3Fu
#define ADC_CLMD_CLMD_MASK
#define ADC_CLMD_CLMD_SHIFT
                                                  0
#define ADC_CLMD_CLMD_WIDTH
                                                  6
#define ADC_CLMD_CLMD(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CLMD_CLMD_SHIFT))&ADC_CLMD_CLMD_MASK)
/* CLMS Bit Fields */
#define ADC_CLMS_CLMS_MASK
                                                  0x3Fu
#define ADC CLMS CLMS SHIFT
                                                  0
#define ADC_CLMS_CLMS_WIDTH
                                                  6
#define ADC_CLMS_CLMS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CLMS_CLMS_SHIFT))&ADC_CLMS_CLMS_MASK)
/* CLM4 Bit Fields */
#define ADC_CLM4_CLM4_MASK
                                                  0x3FFu
#define ADC_CLM4_CLM4_SHIFT
                                                  0
```

```
#define ADC_CLM4_CLM4_WIDTH
#define ADC_CLM4_CLM4(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CLM4_CLM4_SHIFT))&ADC_CLM4_CLM4_MASK)
/* CLM3 Bit Fields */
#define ADC_CLM3_CLM3_MASK
                                                  0x1FFu
#define ADC CLM3 CLM3 SHIFT
#define ADC CLM3 CLM3 WIDTH
#define ADC_CLM3_CLM3(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CLM3_CLM3_SHIFT))&ADC_CLM3_CLM3_MASK)
/* CLM2 Bit Fields */
#define ADC_CLM2_CLM2_MASK
                                                  0xFFu
#define ADC_CLM2_CLM2_SHIFT
                                                  0
#define ADC CLM2 CLM2 WIDTH
                                                  8
#define ADC_CLM2_CLM2(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CLM2_CLM2_SHIFT))&ADC_CLM2_CLM2_MASK)
/* CLM1 Bit Fields */
#define ADC_CLM1_CLM1_MASK
                                                  0x7Fu
#define ADC_CLM1_CLM1_SHIFT
                                                  0
#define ADC_CLM1_CLM1_WIDTH
                                                  7
#define ADC CLM1 CLM1(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CLM1_CLM1_SHIFT))&ADC_CLM1_CLM1_MASK)
/* CLMO Bit Fields */
#define ADC_CLMO_CLMO_MASK
                                                  0x3Fu
#define ADC_CLMO_CLMO_SHIFT
                                                  0
#define ADC_CLMO_CLMO_WIDTH
#define ADC_CLMO_CLMO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<ADC_CLM0_CLM0_SHIFT))&ADC_CLM0_CLM0_MASK)
/*!
* @}
*/ /* end of group ADC_Register_Masks */
/* ADC - Peripheral instance base addresses */
/** Peripheral ADCO base address */
#define ADC0 BASE
                                                  (0x4003B000u)
/** Peripheral ADCO base pointer */
#define ADC0
                                                  ((ADC_Type *)ADC0_BASE)
#define ADCO_BASE_PTR
                                                  (ADCO)
/** Array initializer of ADC peripheral base addresses */
#define ADC_BASE_ADDRS
                                                  { ADCO_BASE }
/** Array initializer of ADC peripheral base pointers */
#define ADC BASE PTRS
                                                  { ADCO }
   -- ADC - Register accessor macros
 * @addtogroup ADC_Register_Accessor_Macros ADC - Register accessor macros
 * @{
 */
/* ADC - Register instance definitions */
/* ADC0 */
#define ADCO_SC1A
                                                  ADC_SC1_REG(ADC0,0)
#define ADCO_SC1B
                                                  ADC_SC1_REG(ADC0,1)
#define ADCO_CFG1
                                                  ADC_CFG1_REG(ADC0)
```

```
#define ADCO_CFG2
                                             ADC_CFG2_REG(ADC0)
#define ADCO_RA
                                             ADC_R_REG(ADC0,0)
#define ADC0 RB
                                             ADC_R_REG(ADC0,1)
#define ADC0_CV1
                                             ADC_CV1_REG(ADC0)
#define ADC0 CV2
                                             ADC CV2 REG(ADC0)
#define ADC0 SC2
                                             ADC SC2 REG(ADC0)
#define ADC0_SC3
                                              ADC SC3 REG(ADC0)
#define ADC0_OFS
                                             ADC_OFS_REG(ADCO)
#define ADCO_PG
                                             ADC_PG_REG(ADC0)
#define ADCO_MG
                                              ADC_MG_REG(ADCO)
#define ADCO_CLPD
                                             ADC_CLPD_REG(ADC0)
#define ADCO_CLPS
                                             ADC_CLPS_REG(ADC0)
#define ADC0 CLP4
                                              ADC CLP4 REG(ADC0)
#define ADCO_CLP3
                                             ADC_CLP3_REG(ADC0)
                                             ADC_CLP2_REG(ADC0)
#define ADCO_CLP2
#define ADCO_CLP1
                                             ADC_CLP1_REG(ADC0)
#define ADCO_CLPO
                                             ADC CLP0 REG(ADC0)
#define ADCO_CLMD
                                             ADC_CLMD_REG(ADC0)
#define ADCO_CLMS
                                             ADC_CLMS_REG(ADC0)
#define ADC0 CLM4
                                             ADC CLM4 REG(ADC0)
#define ADCO_CLM3
                                             ADC_CLM3_REG(ADC0)
#define ADCO_CLM2
                                             ADC_CLM2_REG(ADC0)
#define ADC0 CLM1
                                             ADC_CLM1_REG(ADC0)
#define ADCO_CLMO
                                             ADC_CLMO_REG(ADCO)
/* ADC - Register array accessors */
#define ADC0_SC1(index)
                                             ADC_SC1_REG(ADC0, index)
#define ADCO_R(index)
                                             ADC_R_REG(ADC0, index)
/*!
* @}
*//* end of group ADC_Register_Accessor_Macros */
/*!
*/ /* end of group ADC Peripheral Access Layer */
/* ------
  -- CMP Peripheral Access Layer
  */
* @addtogroup CMP_Peripheral_Access_Layer CMP Peripheral Access Layer
* @{
*/
/** CMP - Register Layout Typedef */
typedef struct {
  _IO uint8_t CRO;
                                               /** < CMP Control Register 0,
offset: 0x0 */
  /**< CMP Control Register 1,
offset: 0x1 */
  __IO uint8_t FPR;
                                               /** < CMP Filter Period Register,
offset: 0x2 */
  __IO uint8_t SCR;
                                               /**< CMP Status and Control
Register, offset: 0x3 */
                                               /** < DAC Control Register,
 __IO uint8_t DACCR;
```

```
offset: 0x4 */
  __IO uint8_t MUXCR;
                                                 /**< MUX Control Register,
offset: 0x5 */
} CMP_Type, *CMP_MemMapPtr;
/* ------
   -- CMP - Register accessor macros
 * @addtogroup CMP_Register_Accessor_Macros CMP - Register accessor macros
*/
/* CMP - Register accessors */
#define CMP_CR0_REG(base)
                                               ((base)->CR0)
#define CMP_CR1_REG(base)
                                                ((base)->CR1)
#define CMP_FPR_REG(base)
                                                ((base)->FPR)
#define CMP SCR REG(base)
                                                ((base)->SCR)
#define CMP_DACCR_REG(base)
                                                ((base)->DACCR)
#define CMP_MUXCR_REG(base)
                                                ((base)->MUXCR)
/*!
*/ /* end of group CMP_Register_Accessor_Macros */
   -- CMP Register Masks
 * @addtogroup CMP_Register_Masks CMP Register Masks
* @{
*/
/* CRO Bit Fields */
#define CMP_CRO_HYSTCTR_MASK
                                               0x3u
#define CMP_CRO_HYSTCTR_SHIFT
#define CMP_CR0_HYSTCTR_WIDTH
                                               2
#define CMP_CR0_HYSTCTR(x)
                                                (((uint8_t)((uint8_t)
(x))<<CMP_CRO_HYSTCTR_SHIFT))&CMP_CRO_HYSTCTR_MASK)
#define CMP_CRO_FILTER_CNT_MASK
                                               0x70u
#define CMP_CRO_FILTER_CNT_SHIFT
#define CMP_CR0_FILTER_CNT_WIDTH
#define CMP_CRO_FILTER_CNT(x)
                                                (((uint8_t)(((uint8_t)
(x))<<CMP_CRO_FILTER_CNT_SHIFT))&CMP_CRO_FILTER_CNT_MASK)
/* CR1 Bit Fields */
#define CMP_CR1_EN_MASK
                                               0x1u
#define CMP_CR1_EN_SHIFT
                                               0
#define CMP_CR1_EN_WIDTH
                                               1
#define CMP CR1 EN(x)
                                                (((uint8_t)(((uint8_t)
(x))<<CMP_CR1_EN_SHIFT))&CMP_CR1_EN_MASK)
#define CMP_CR1_OPE_MASK
                                               0x2u
#define CMP_CR1_OPE_SHIFT
                                               1
#define CMP_CR1_OPE_WIDTH
#define CMP_CR1_OPE(x)
                                                (((uint8_t)((uint8_t)
(x))<<CMP_CR1_OPE_SHIFT))&CMP_CR1_OPE_MASK)
```

```
#define CMP_CR1_COS_MASK
                                                   0x4u
#define CMP_CR1_COS_SHIFT
                                                   2
#define CMP_CR1_COS_WIDTH
#define CMP_CR1_COS(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<CMP_CR1_COS_SHIFT))&CMP_CR1_COS_MASK)
#define CMP CR1 INV MASK
                                                   0x8u
#define CMP_CR1_INV_SHIFT
                                                   3
#define CMP_CR1_INV_WIDTH
                                                   1
#define CMP_CR1_INV(x)
                                                   (((uint8_t)(((uint8_t)
(x)) << CMP_CR1_INV_SHIFT)) & CMP_CR1_INV_MASK)
#define CMP_CR1_PMODE_MASK
                                                   0x10u
#define CMP_CR1_PMODE_SHIFT
                                                   4
#define CMP CR1 PMODE WIDTH
                                                   1
#define CMP_CR1_PMODE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<CMP_CR1_PMODE_SHIFT))&CMP_CR1_PMODE_MASK)</pre>
#define CMP_CR1_TRIGM_MASK
                                                   0x20u
#define CMP_CR1_TRIGM_SHIFT
                                                   5
#define CMP_CR1_TRIGM_WIDTH
                                                   1
#define CMP_CR1_TRIGM(x)
                                                   (((uint8_t)((uint8_t)
(x))<<CMP_CR1_TRIGM_SHIFT))&CMP_CR1_TRIGM_MASK)
#define CMP_CR1_WE_MASK
                                                   0x40u
#define CMP_CR1_WE_SHIFT
                                                   6
#define CMP_CR1_WE_WIDTH
#define CMP_CR1_WE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<CMP_CR1_WE_SHIFT))&CMP_CR1_WE_MASK)
#define CMP_CR1_SE_MASK
                                                   0x80u
#define CMP_CR1_SE_SHIFT
                                                   7
#define CMP_CR1_SE_WIDTH
                                                   1
#define CMP_CR1_SE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<CMP_CR1_SE_SHIFT))&CMP_CR1_SE_MASK)
/* FPR Bit Fields */
#define CMP_FPR_FILT_PER_MASK
                                                   0xFFu
#define CMP_FPR_FILT_PER_SHIFT
                                                   0
#define CMP_FPR_FILT_PER_WIDTH
#define CMP_FPR_FILT_PER(x)
                                                   (((uint8_t)((uint8_t)
(x))<<CMP_FPR_FILT_PER_SHIFT))&CMP_FPR_FILT_PER_MASK)
/* SCR Bit Fields */
#define CMP_SCR_COUT_MASK
                                                   0x1u
#define CMP_SCR_COUT_SHIFT
                                                   0
#define CMP_SCR_COUT_WIDTH
#define CMP_SCR_COUT(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<CMP_SCR_COUT_SHIFT))&CMP_SCR_COUT_MASK)
#define CMP_SCR_CFF_MASK
                                                   0x2u
#define CMP_SCR_CFF_SHIFT
                                                   1
#define CMP_SCR_CFF_WIDTH
                                                   1
#define CMP_SCR_CFF(x)
                                                   (((uint8_t)(((uint8_t)
(x)) << CMP_SCR_CFF_SHIFT)) & CMP_SCR_CFF_MASK)
#define CMP_SCR_CFR_MASK
                                                   0x4u
#define CMP_SCR_CFR_SHIFT
                                                   2
#define CMP_SCR_CFR_WIDTH
                                                   1
                                                   (((uint8_t)(((uint8_t)
#define CMP_SCR_CFR(x)
(x))<<CMP_SCR_CFR_SHIFT))&CMP_SCR_CFR_MASK)
#define CMP SCR IEF MASK
                                                   0x8u
#define CMP_SCR_IEF_SHIFT
                                                   3
#define CMP_SCR_IEF_WIDTH
#define CMP_SCR_IEF(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<CMP_SCR_IEF_SHIFT))&CMP_SCR_IEF_MASK)
#define CMP_SCR_IER_MASK
                                                   0x10u
#define CMP_SCR_IER_SHIFT
                                                   4
```

```
#define CMP_SCR_IER_WIDTH
#define CMP_SCR_IER(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<CMP_SCR_IER_SHIFT))&CMP_SCR_IER_MASK)
#define CMP_SCR_DMAEN_MASK
                                                  0x40u
#define CMP_SCR_DMAEN_SHIFT
                                                  6
#define CMP SCR DMAEN WIDTH
#define CMP_SCR_DMAEN(x)
                                                  (((uint8_t)(((uint8_t)
(x)) << CMP_SCR_DMAEN_SHIFT)) & CMP_SCR_DMAEN_MASK)
/* DACCR Bit Fields */
#define CMP_DACCR_VOSEL_MASK
                                                  0x3Fu
#define CMP_DACCR_VOSEL_SHIFT
                                                  0
#define CMP_DACCR_VOSEL_WIDTH
                                                  6
#define CMP_DACCR_VOSEL(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<CMP_DACCR_VOSEL_SHIFT))&CMP_DACCR_VOSEL_MASK)
#define CMP_DACCR_VRSEL_MASK
                                                  0x40u
#define CMP_DACCR_VRSEL_SHIFT
                                                  6
#define CMP_DACCR_VRSEL_WIDTH
                                                  1
#define CMP_DACCR_VRSEL(x)
                                                  (((uint8_t)((uint8_t)
(x))<<CMP_DACCR_VRSEL_SHIFT))&CMP_DACCR_VRSEL_MASK)
#define CMP DACCR DACEN MASK
                                                  0x80u
#define CMP_DACCR_DACEN_SHIFT
                                                  7
#define CMP_DACCR_DACEN_WIDTH
                                                  1
#define CMP_DACCR_DACEN(x)
                                                  (((uint8_t)(((uint8_t)
(x)) << CMP_DACCR_DACEN_SHIFT)) & CMP_DACCR_DACEN_MASK)
/* MUXCR Bit Fields */
#define CMP_MUXCR_MSEL_MASK
                                                  0x7u
#define CMP_MUXCR_MSEL_SHIFT
                                                  0
#define CMP_MUXCR_MSEL_WIDTH
                                                  3
#define CMP_MUXCR_MSEL(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<CMP_MUXCR_MSEL_SHIFT))&CMP_MUXCR_MSEL_MASK)
#define CMP_MUXCR_PSEL_MASK
                                                  0x38u
#define CMP_MUXCR_PSEL_SHIFT
                                                  3
#define CMP_MUXCR_PSEL_WIDTH
#define CMP_MUXCR_PSEL(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<CMP_MUXCR_PSEL_SHIFT))&CMP_MUXCR_PSEL_MASK)
#define CMP_MUXCR_PSTM_MASK
                                                  0x80u
#define CMP_MUXCR_PSTM_SHIFT
                                                  7
#define CMP_MUXCR_PSTM_WIDTH
                                                  1
#define CMP_MUXCR_PSTM(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<CMP_MUXCR_PSTM_SHIFT))&CMP_MUXCR_PSTM_MASK)
/*!
 * @}
*/ /* end of group CMP_Register_Masks */
/* CMP - Peripheral instance base addresses */
/** Peripheral CMP0 base address */
#define CMPO_BASE
                                                  (0x40073000u)
/** Peripheral CMP0 base pointer */
#define CMP0
                                                  ((CMP_Type *)CMP0_BASE)
#define CMP0 BASE PTR
                                                  (CMP0)
/** Array initializer of CMP peripheral base addresses */
#define CMP_BASE_ADDRS
                                                  { CMPO_BASE }
/** Array initializer of CMP peripheral base pointers */
#define CMP_BASE_PTRS
                                                  { CMP0 }
   -- CMP - Register accessor macros
```

```
/*!
* @addtogroup CMP_Register_Accessor_Macros CMP - Register accessor macros
* @{
*/
/* CMP - Register instance definitions */
/* CMP0 */
#define CMP0_CR0
                                          CMP_CR0_REG(CMP0)
#define CMP0_CR1
                                          CMP_CR1_REG(CMP0)
#define CMP0 FPR
                                          CMP FPR REG(CMP0)
                                          CMP_SCR_REG(CMP0)
#define CMP0_SCR
#define CMPO_DACCR
                                          CMP_DACCR_REG(CMP0)
#define CMP0_MUXCR
                                          CMP_MUXCR_REG(CMP0)
/*!
* @}
*/ /* end of group CMP_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group CMP_Peripheral_Access_Layer */
/* -----
  -- DAC Peripheral Access Layer
/*!
* @addtogroup DAC_Peripheral_Access_Layer DAC Peripheral Access Layer
* @{
*/
/** DAC - Register Layout Typedef */
typedef struct {
struct {
                                            /* offset: 0x0, array step: 0x2
    __IO uint8_t DATL;
                                              /**< DAC Data Low Register,
array offset: 0x0, array step: 0x2 */
   __IO uint8_t DATH;
                                              /**< DAC Data High Register,
array offset: 0x1, array step: 0x2 */
 } DAT[2];
      uint8_t RESERVED_0[28];
                                            /** < DAC Status Register,
   _IO uint8_t SR;
offset: 0x20 */
                                            /** < DAC Control Register,
  __IO uint8_t CO;
offset: 0x21 */
  __IO uint8_t C1;
                                            /**< DAC Control Register 1,
offset: 0x22 */
  IO uint8 t C2;
                                            /** < DAC Control Register 2,
offset: 0x23 */
} DAC_Type, *DAC_MemMapPtr;
/* ------
  -- DAC - Register accessor macros
  */
```

```
/*!
 * @addtogroup DAC_Register_Accessor_Macros DAC - Register accessor macros
 */
/* DAC - Register accessors */
#define DAC_DATL_REG(base,index)
                                                  ((base)->DAT[index].DATL)
#define DAC_DATL_COUNT
#define DAC_DATH_REG(base,index)
                                                  ((base)->DAT[index].DATH)
#define DAC_DATH_COUNT
#define DAC SR REG(base)
                                                  ((base)->SR)
#define DAC_CO_REG(base)
                                                  ((base)->C0)
#define DAC_C1_REG(base)
                                                  ((base)->C1)
#define DAC_C2_REG(base)
                                                  ((base)->C2)
/*!
* @}
 */ /* end of group DAC_Register_Accessor_Macros */
   -- DAC Register Masks
 * @addtogroup DAC_Register_Masks DAC Register Masks
 * @{
 */
/* DATL Bit Fields */
#define DAC_DATL_DATA0_MASK
                                                  0xFFu
#define DAC_DATL_DATA0_SHIFT
#define DAC_DATL_DATA0_WIDTH
                                                  8
#define DAC DATL DATAO(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<DAC_DATL_DATA0_SHIFT))&DAC_DATL_DATA0_MASK)
/* DATH Bit Fields */
#define DAC_DATH_DATA1_MASK
                                                  0xFu
#define DAC_DATH_DATA1_SHIFT
                                                  0
#define DAC_DATH_DATA1_WIDTH
                                                  4
#define DAC_DATH_DATA1(x)
                                                  (((uint8_t)((uint8_t)
(x))<<DAC_DATH_DATA1_SHIFT))&DAC_DATH_DATA1_MASK)
/* SR Bit Fields */
#define DAC_SR_DACBFRPBF_MASK
                                                  0x1u
#define DAC_SR_DACBFRPBF_SHIFT
                                                  0
#define DAC_SR_DACBFRPBF_WIDTH
#define DAC_SR_DACBFRPBF(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<DAC_SR_DACBFRPBF_SHIFT))&DAC_SR_DACBFRPBF_MASK)
#define DAC_SR_DACBFRPTF_MASK
                                                  0x2u
#define DAC_SR_DACBFRPTF_SHIFT
                                                  1
#define DAC_SR_DACBFRPTF_WIDTH
                                                  1
#define DAC SR DACBFRPTF(x)
                                                  (((uint8_t)((uint8_t)
(x))<<DAC_SR_DACBFRPTF_SHIFT))&DAC_SR_DACBFRPTF_MASK)
/* CO Bit Fields */
#define DAC_CO_DACBBIEN_MASK
                                                  0x1u
#define DAC_CO_DACBBIEN_SHIFT
                                                  0
#define DAC_CO_DACBBIEN_WIDTH
#define DAC_CO_DACBBIEN(x)
                                                  (((uint8_t)((uint8_t)
```

```
(x))<<DAC_CO_DACBBIEN_SHIFT))&DAC_CO_DACBBIEN_MASK)
#define DAC_CO_DACBTIEN_MASK
                                                 0x2u
#define DAC_CO_DACBTIEN_SHIFT
#define DAC_CO_DACBTIEN_WIDTH
                                                 1
#define DAC CO DACBTIEN(x)
                                                 (((uint8_t)((uint8_t)
(x))<<DAC CO DACBTIEN SHIFT))&DAC CO DACBTIEN MASK)
#define DAC CO LPEN MASK
                                                 0x8u
#define DAC_CO_LPEN_SHIFT
#define DAC_CO_LPEN_WIDTH
#define DAC_CO_LPEN(x)
                                                 (((uint8_t)((uint8_t)
(x))<<DAC_C0_LPEN_SHIFT))&DAC_C0_LPEN_MASK)
#define DAC_CO_DACSWTRG_MASK
                                                 0x10u
#define DAC CO DACSWTRG SHIFT
                                                 4
#define DAC_CO_DACSWTRG_WIDTH
                                                 1
#define DAC_CO_DACSWTRG(x)
                                                 (((uint8_t)((uint8_t)
(x))<<DAC_CO_DACSWTRG_SHIFT))&DAC_CO_DACSWTRG_MASK)
#define DAC_CO_DACTRGSEL_MASK
                                                 0x20u
#define DAC_CO_DACTRGSEL_SHIFT
                                                 5
#define DAC_CO_DACTRGSEL_WIDTH
                                                 1
#define DAC CO DACTRGSEL(x)
                                                 (((uint8_t)(((uint8_t)
(x))<<DAC_CO_DACTRGSEL_SHIFT))&DAC_CO_DACTRGSEL_MASK)
#define DAC_CO_DACRFS_MASK
                                                 0x40u
#define DAC_CO_DACRFS_SHIFT
                                                 6
#define DAC_CO_DACRFS_WIDTH
                                                 1
#define DAC_CO_DACRFS(x)
                                                 (((uint8_t)(((uint8_t)
(x))<<DAC_CO_DACRFS_SHIFT))&DAC_CO_DACRFS_MASK)
#define DAC_CO_DACEN_MASK
                                                 0x80u
#define DAC_CO_DACEN_SHIFT
                                                 7
#define DAC_CO_DACEN_WIDTH
#define DAC_CO_DACEN(x)
                                                 (((uint8_t)(((uint8_t)
(x))<<DAC_CO_DACEN_SHIFT))&DAC_CO_DACEN_MASK)
/* C1 Bit Fields */
#define DAC_C1_DACBFEN_MASK
                                                 0x1u
#define DAC_C1_DACBFEN_SHIFT
                                                 0
#define DAC_C1_DACBFEN_WIDTH
                                                 1
#define DAC_C1_DACBFEN(x)
                                                 (((uint8_t)(((uint8_t)
(x)) << DAC_C1_DACBFEN_SHIFT)) &DAC_C1_DACBFEN_MASK)
#define DAC_C1_DACBFMD_MASK
                                                 0x4u
#define DAC_C1_DACBFMD_SHIFT
                                                 2
#define DAC_C1_DACBFMD_WIDTH
#define DAC_C1_DACBFMD(x)
                                                 (((uint8_t)(((uint8_t)
(x))<<DAC_C1_DACBFMD_SHIFT))&DAC_C1_DACBFMD_MASK)
#define DAC_C1_DMAEN_MASK
                                                 0x80u
#define DAC_C1_DMAEN_SHIFT
                                                 7
#define DAC_C1_DMAEN_WIDTH
#define DAC_C1_DMAEN(x)
                                                 (((uint8_t)(((uint8_t)
(x))<<DAC_C1_DMAEN_SHIFT))&DAC_C1_DMAEN_MASK)
/* C2 Bit Fields */
#define DAC_C2_DACBFUP_MASK
                                                 0x1u
#define DAC_C2_DACBFUP_SHIFT
                                                 0
#define DAC_C2_DACBFUP_WIDTH
                                                 1
#define DAC_C2_DACBFUP(x)
                                                 (((uint8_t)((uint8_t)
(x))<<DAC C2 DACBFUP SHIFT))&DAC C2 DACBFUP MASK)
#define DAC_C2_DACBFRP_MASK
                                                 0x10u
#define DAC_C2_DACBFRP_SHIFT
                                                 4
#define DAC_C2_DACBFRP_WIDTH
                                                 1
#define DAC_C2_DACBFRP(x)
                                                 (((uint8_t)(((uint8_t)
```

```
/*!
 * @}
*/ /* end of group DAC_Register_Masks */
/* DAC - Peripheral instance base addresses */
/** Peripheral DACO base address */
#define DACO_BASE
                                             (0x4003F000u)
/** Peripheral DACO base pointer */
#define DACO
                                             ((DAC_Type *)DACO_BASE)
                                             (DACO)
#define DACO_BASE_PTR
/** Array initializer of DAC peripheral base addresses */
#define DAC_BASE_ADDRS
                                             { DACO_BASE }
/** Array initializer of DAC peripheral base pointers */
#define DAC_BASE_PTRS
                                             { DACO }
  -- DAC - Register accessor macros
 * @addtogroup DAC_Register_Accessor_Macros DAC - Register accessor macros
* @{
*/
/* DAC - Register instance definitions */
/* DAC0 */
                                             DAC_DATL_REG(DAC0,0)
#define DACO_DATOL
#define DACO_DATOH
                                             DAC_DATH_REG(DACO, 0)
#define DACO_DAT1L
                                             DAC_DATL_REG(DACO, 1)
                                             DAC_DATH_REG(DACO, 1)
#define DACO_DAT1H
#define DACO_SR
                                             DAC_SR_REG(DAC0)
#define DAC0 C0
                                             DAC_CO_REG(DACO)
#define DAC0 C1
                                             DAC C1 REG(DAC0)
                                             DAC_C2_REG(DAC0)
#define DAC0 C2
/* DAC - Register array accessors */
#define DACO_DATL(index)
                                             DAC_DATL_REG(DACO, index)
#define DACO_DATH(index)
                                             DAC_DATH_REG(DAC0, index)
/*!
* @}
*/ /* end of group DAC_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group DAC_Peripheral_Access_Layer */
/* ------
  -- DMA Peripheral Access Laver
  */
/*!
 * @addtogroup DMA_Peripheral_Access_Layer DMA Peripheral Access Layer
* @{
*/
```

```
/** DMA - Register Layout Typedef */
typedef struct {
      uint8_t RESERVED_0[256];
                                                 /* offset: 0x100, array step:
 struct {
0x10 */
                                                   /** < Source Address Register,
    __IO uint32_t SAR;
array offset: 0x100, array step: 0x10 */
    __IO uint32_t DAR;
                                                   /**< Destination Address
Register, array offset: 0x104, array step: 0x10 */
                                                   /* offset: 0x108, array step:
   union {
0x10 */
                                                     /**< DMA Status Register /
       _IO uint32_t DSR_BCR;
Byte Count Register, array offset: 0x108, array step: 0x10 */
                                                    /* offset: 0x108, array
     struct {
step: 0x10 */
            uint8_t RESERVED_0[3];
                                                       /**< DMA_DSR0
       __IO uint8_t DSR;
register...DMA_DSR3_register., array_offset: 0x10B, array_step: 0x10_*/
     } DMA_DSR_ACCESS8BIT;
   __IO uint32_t DCR;
                                                   /**< DMA Control Register,
array offset: 0x10C, array step: 0x10 */
 } DMA[4];
} DMA_Type, *DMA_MemMapPtr;
   -- DMA - Register accessor macros
* @addtogroup DMA_Register_Accessor_Macros DMA - Register accessor macros
* @{
*/
/* DMA - Register accessors */
#define DMA_SAR_REG(base,index)
                                               ((base)->DMA[index].SAR)
#define DMA_SAR_COUNT
#define DMA_DAR_REG(base,index)
                                               ((base)->DMA[index].DAR)
#define DMA_DAR_COUNT
#define DMA_DSR_BCR_REG(base,index)
                                               ((base)->DMA[index].DSR_BCR)
#define DMA_DSR_BCR_COUNT
#define DMA_DSR_REG(base,index)
                                               ((base)-
>DMA[index].DMA_DSR_ACCESS8BIT.DSR)
#define DMA_DSR_COUNT
#define DMA_DCR_REG(base,index)
                                               ((base)->DMA[index].DCR)
#define DMA_DCR_COUNT
/*!
*/ /* end of group DMA Register Accessor Macros */
-- DMA Register Masks
```

/*!

```
* @addtogroup DMA_Register_Masks DMA Register Masks
 * @{
 */
/* SAR Bit Fields */
#define DMA SAR SAR MASK
                                                  0xFFFFFFFu
#define DMA_SAR_SAR_SHIFT
                                                  0
#define DMA_SAR_SAR_WIDTH
                                                  32
#define DMA_SAR_SAR(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_SAR_SAR_SHIFT))&DMA_SAR_SAR_MASK)
/* DAR Bit Fields */
                                                  0xFFFFFFFu
#define DMA_DAR_DAR_MASK
#define DMA_DAR_DAR_SHIFT
                                                  0
#define DMA_DAR_DAR_WIDTH
                                                  32
#define DMA_DAR_DAR(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DAR_DAR_SHIFT))&DMA_DAR_DAR_MASK)
/* DSR BCR Bit Fields */
#define DMA_DSR_BCR_BCR_MASK
                                                  0xFFFFFFu
#define DMA_DSR_BCR_BCR_SHIFT
                                                  0
#define DMA DSR BCR BCR WIDTH
                                                  24
#define DMA_DSR_BCR_BCR(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DSR_BCR_BCR_SHIFT))&DMA_DSR_BCR_BCR_MASK)
#define DMA_DSR_BCR_DONE_MASK
                                                  0x1000000u
#define DMA_DSR_BCR_DONE_SHIFT
                                                  24
#define DMA_DSR_BCR_DONE_WIDTH
                                                  1
#define DMA_DSR_BCR_DONE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DSR_BCR_DONE_SHIFT))&DMA_DSR_BCR_DONE_MASK)
#define DMA_DSR_BCR_BSY_MASK
                                                  0x2000000u
#define DMA_DSR_BCR_BSY_SHIFT
                                                  25
#define DMA_DSR_BCR_BSY_WIDTH
#define DMA_DSR_BCR_BSY(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DSR_BCR_BSY_SHIFT))&DMA_DSR_BCR_BSY_MASK)
#define DMA_DSR_BCR_REQ_MASK
                                                  0x4000000u
#define DMA_DSR_BCR_REQ_SHIFT
                                                  26
#define DMA_DSR_BCR_REQ_WIDTH
#define DMA DSR BCR REO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DSR_BCR_REQ_SHIFT))&DMA_DSR_BCR_REQ_MASK)
#define DMA_DSR_BCR_BED_MASK
                                                  0x10000000u
#define DMA_DSR_BCR_BED_SHIFT
                                                  28
#define DMA_DSR_BCR_BED_WIDTH
                                                  1
                                                  (((uint32_t)(((uint32_t)
#define DMA_DSR_BCR_BED(x)
(x))<<DMA_DSR_BCR_BED_SHIFT))&DMA_DSR_BCR_BED_MASK)
#define DMA DSR BCR BES MASK
                                                  0x20000000u
#define DMA_DSR_BCR_BES_SHIFT
                                                  29
#define DMA_DSR_BCR_BES_WIDTH
#define DMA_DSR_BCR_BES(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DSR_BCR_BES_SHIFT))&DMA_DSR_BCR_BES_MASK)
#define DMA_DSR_BCR_CE_MASK
                                                  0x40000000u
#define DMA_DSR_BCR_CE_SHIFT
                                                  30
#define DMA DSR BCR CE WIDTH
                                                  1
#define DMA_DSR_BCR_CE(x)
                                                  (((uint32_t)((uint32_t)
(x)) << DMA_DSR_BCR_CE_SHIFT)) & DMA_DSR_BCR_CE_MASK)
/* DCR Bit Fields */
#define DMA_DCR_LCH2_MASK
                                                  0x3u
#define DMA_DCR_LCH2_SHIFT
                                                  0
#define DMA_DCR_LCH2_WIDTH
#define DMA_DCR_LCH2(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DCR_LCH2_SHIFT))&DMA_DCR_LCH2_MASK)
#define DMA_DCR_LCH1_MASK
                                                  0xCu
```

```
#define DMA_DCR_LCH1_SHIFT
                                                  2
#define DMA_DCR_LCH1_WIDTH
#define DMA_DCR_LCH1(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DCR_LCH1_SHIFT))&DMA_DCR_LCH1_MASK)
#define DMA_DCR_LINKCC_MASK
                                                  0x30u
#define DMA DCR LINKCC SHIFT
                                                  4
#define DMA_DCR_LINKCC_WIDTH
                                                  2
#define DMA_DCR_LINKCC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DCR_LINKCC_SHIFT))&DMA_DCR_LINKCC_MASK)
#define DMA_DCR_D_REQ_MASK
                                                  0x80u
#define DMA_DCR_D_REQ_SHIFT
                                                  7
#define DMA_DCR_D_REQ_WIDTH
                                                  1
#define DMA DCR D REO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DCR_D_REQ_SHIFT))&DMA_DCR_D_REQ_MASK)
#define DMA_DCR_DMOD_MASK
                                                  0xF00u
#define DMA_DCR_DMOD_SHIFT
                                                  8
#define DMA_DCR_DMOD_WIDTH
                                                  4
#define DMA_DCR_DMOD(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DCR_DMOD_SHIFT))&DMA_DCR_DMOD_MASK)
#define DMA DCR SMOD MASK
                                                  0xF000u
#define DMA_DCR_SMOD_SHIFT
                                                  12
#define DMA_DCR_SMOD_WIDTH
                                                  4
#define DMA_DCR_SMOD(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DCR_SMOD_SHIFT))&DMA_DCR_SMOD_MASK)
#define DMA_DCR_START_MASK
                                                  0x10000u
#define DMA_DCR_START_SHIFT
                                                  16
#define DMA_DCR_START_WIDTH
#define DMA_DCR_START(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DCR_START_SHIFT))&DMA_DCR_START_MASK)
#define DMA_DCR_DSIZE_MASK
                                                  0x60000u
#define DMA_DCR_DSIZE_SHIFT
                                                  17
#define DMA_DCR_DSIZE_WIDTH
#define DMA_DCR_DSIZE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DCR_DSIZE_SHIFT))&DMA_DCR_DSIZE_MASK)
#define DMA DCR DINC MASK
                                                  0x80000u
#define DMA DCR DINC SHIFT
                                                  19
#define DMA_DCR_DINC_WIDTH
                                                  1
#define DMA_DCR_DINC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DCR_DINC_SHIFT))&DMA_DCR_DINC_MASK)
#define DMA_DCR_SSIZE_MASK
                                                  0x300000u
#define DMA_DCR_SSIZE_SHIFT
                                                  20
#define DMA_DCR_SSIZE_WIDTH
#define DMA_DCR_SSIZE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DCR_SSIZE_SHIFT))&DMA_DCR_SSIZE_MASK)
#define DMA_DCR_SINC_MASK
                                                  0x400000u
#define DMA_DCR_SINC_SHIFT
                                                  22
#define DMA_DCR_SINC_WIDTH
#define DMA_DCR_SINC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DCR_SINC_SHIFT))&DMA_DCR_SINC_MASK)
#define DMA DCR EADREO MASK
                                                  0x800000u
#define DMA_DCR_EADREQ_SHIFT
                                                  23
#define DMA_DCR_EADREQ_WIDTH
                                                  1
#define DMA DCR EADREQ(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DCR_EADREQ_SHIFT))&DMA_DCR_EADREQ_MASK)
#define DMA_DCR_AA_MASK
                                                  0x10000000u
#define DMA_DCR_AA_SHIFT
                                                  28
#define DMA_DCR_AA_WIDTH
#define DMA_DCR_AA(x)
                                                  (((uint32_t)((uint32_t)
(x))<<DMA_DCR_AA_SHIFT))&DMA_DCR_AA_MASK)
```

```
0x20000000u
#define DMA_DCR_CS_MASK
#define DMA_DCR_CS_SHIFT
                                                29
#define DMA DCR CS WIDTH
#define DMA_DCR_CS(x)
                                                (((uint32_t)((uint32_t)
(x))<<DMA_DCR_CS_SHIFT))&DMA_DCR_CS_MASK)
#define DMA DCR ERO MASK
                                                0x40000000u
#define DMA DCR ERO SHIFT
                                                30
#define DMA_DCR_ERQ_WIDTH
#define DMA_DCR_ERQ(x)
                                                (((uint32_t)((uint32_t)
(x))<<DMA_DCR_ERQ_SHIFT))&DMA_DCR_ERQ_MASK)
#define DMA_DCR_EINT_MASK
                                                0x80000000u
#define DMA_DCR_EINT_SHIFT
                                                31
#define DMA DCR EINT WIDTH
                                                1
#define DMA_DCR_EINT(x)
                                                (((uint32_t)((uint32_t)
(x))<<DMA_DCR_EINT_SHIFT))&DMA_DCR_EINT_MASK)
/*!
* @}
*/ /* end of group DMA_Register_Masks */
/* DMA - Peripheral instance base addresses */
/** Peripheral DMA base address */
#define DMA_BASE
                                                (0x40008000u)
/** Peripheral DMA base pointer */
#define DMA0
                                                ((DMA_Type *)DMA_BASE)
#define DMA_BASE_PTR
                                                (DMAO)
/** Array initializer of DMA peripheral base addresses */
#define DMA_BASE_ADDRS
                                                { DMA_BASE }
/** Array initializer of DMA peripheral base pointers */
#define DMA_BASE_PTRS
                                                { DMA0 }
   -- DMA - Register accessor macros
   */
/*!
 * @addtogroup DMA_Register_Accessor_Macros DMA - Register accessor macros
* @{
*/
/* DMA - Register instance definitions */
/* DMA */
#define DMA_SAR0
                                                DMA_SAR_REG(DMA0,0)
#define DMA_DAR0
                                                DMA_DAR_REG(DMA0,0)
#define DMA_DSR_BCR0
                                                DMA_DSR_BCR_REG(DMA0,0)
#define DMA_DSR0
                                                DMA_DSR_REG(DMA0,0)
#define DMA_DCR0
                                                DMA_DCR_REG(DMA0,0)
#define DMA SAR1
                                                DMA SAR REG(DMA0,1)
#define DMA_DAR1
                                                DMA_DAR_REG(DMA0,1)
#define DMA_DSR_BCR1
                                                DMA_DSR_BCR_REG(DMA0, 1)
#define DMA DSR1
                                                DMA DSR REG(DMA0,1)
#define DMA_DCR1
                                                DMA_DCR_REG(DMA0,1)
#define DMA_SAR2
                                                DMA_SAR_REG(DMA0,2)
#define DMA_DAR2
                                                DMA_DAR_REG(DMA0,2)
#define DMA_DSR_BCR2
                                                DMA_DSR_BCR_REG(DMA0, 2)
#define DMA_DSR2
                                                DMA_DSR_REG(DMA0, 2)
#define DMA_DCR2
                                                DMA_DCR_REG(DMA0, 2)
```

```
#define DMA_SAR3
                                       DMA_SAR_REG(DMA0,3)
                                       DMA_DAR_REG(DMA0,3)
#define DMA_DAR3
#define DMA_DSR_BCR3
                                       DMA_DSR_BCR_REG(DMA0,3)
#define DMA_DSR3
                                       DMA_DSR_REG(DMA0,3)
#define DMA_DCR3
                                       DMA_DCR_REG(DMA0,3)
/* DMA - Register array accessors */
#define DMA_SAR(index)
                                       DMA_SAR_REG(DMA0,index)
#define DMA_DAR(index)
                                      DMA_DAR_REG(DMA0, index)
#define DMA_DSR_BCR(index)
                                       DMA_DSR_BCR_REG(DMA0,index)
#define DMA_DSR(index)
                                       DMA_DSR_REG(DMA0,index)
#define DMA_DCR(index)
                                       DMA_DCR_REG(DMA0,index)
/*!
* @}
*/ /* end of group DMA_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group DMA_Peripheral_Access_Layer */
/* ------
  -- DMAMUX Peripheral Access Layer
  */
/*!
* @addtogroup DMAMUX_Peripheral_Access_Layer DMAMUX Peripheral Access Layer
*/
/** DMAMUX - Register Layout Typedef */
typedef struct {
 __IO uint8_t CHCFG[4];
                                        /**< Channel Configuration
register, array offset: 0x0, array step: 0x1 */
} DMAMUX_Type, *DMAMUX_MemMapPtr;
/* -----
  -- DMAMUX - Register accessor macros
  */
/*!
* @addtogroup DMAMUX_Register_Accessor_Macros DMAMUX - Register accessor macros
* @{
*/
/* DMAMUX - Register accessors */
#define DMAMUX_CHCFG_REG(base,index)
                                       ((base)->CHCFG[index])
#define DMAMUX_CHCFG_COUNT
/*!
* @}
*/ /* end of group DMAMUX_Register_Accessor_Macros */
/* -----
  -- DMAMUX Register Masks
```

```
* @addtogroup DMAMUX_Register_Masks DMAMUX Register Masks
* @{
*/
/* CHCFG Bit Fields */
#define DMAMUX_CHCFG_SOURCE_MASK
                                                0x3Fu
#define DMAMUX_CHCFG_SOURCE_SHIFT
#define DMAMUX_CHCFG_SOURCE_WIDTH
                                                6
#define DMAMUX_CHCFG_SOURCE(x)
                                                (((uint8_t)(((uint8_t)
(x))<<DMAMUX_CHCFG_SOURCE_SHIFT))&DMAMUX_CHCFG_SOURCE_MASK)
#define DMAMUX_CHCFG_TRIG_MASK
                                                0x40u
#define DMAMUX_CHCFG_TRIG_SHIFT
#define DMAMUX_CHCFG_TRIG_WIDTH
#define DMAMUX_CHCFG_TRIG(x)
                                                (((uint8_t)(((uint8_t)
(x))<<DMAMUX_CHCFG_TRIG_SHIFT))&DMAMUX_CHCFG_TRIG_MASK)
#define DMAMUX_CHCFG_ENBL_MASK
#define DMAMUX CHCFG ENBL SHIFT
                                                7
#define DMAMUX_CHCFG_ENBL_WIDTH
#define DMAMUX_CHCFG_ENBL(x)
                                                (((uint8_t)((uint8_t)
(x))<<DMAMUX_CHCFG_ENBL_SHIFT))&DMAMUX_CHCFG_ENBL_MASK)
/*!
* @}
*/ /* end of group DMAMUX_Register_Masks */
/* DMAMUX - Peripheral instance base addresses */
/** Peripheral DMAMUX0 base address */
#define DMAMUX0_BASE
                                                (0x40021000u)
/** Peripheral DMAMUX0 base pointer */
#define DMAMUX0
                                                ((DMAMUX_Type *)DMAMUX0_BASE)
#define DMAMUX0 BASE PTR
                                                (DMAMUXO)
/** Array initializer of DMAMUX peripheral base addresses */
#define DMAMUX_BASE_ADDRS
                                                { DMAMUXO_BASE }
/** Array initializer of DMAMUX peripheral base pointers */
#define DMAMUX_BASE_PTRS
                                                { DMAMUX0 }
/* ------
   -- DMAMUX - Register accessor macros
/*!
 * @addtogroup DMAMUX_Register_Accessor_Macros DMAMUX - Register accessor macros
* @{
*/
/* DMAMUX - Register instance definitions */
/* DMAMUX0 */
#define DMAMUX0 CHCFG0
                                                DMAMUX CHCFG REG(DMAMUX0,0)
#define DMAMUX0_CHCFG1
                                                DMAMUX_CHCFG_REG(DMAMUX0,1)
#define DMAMUX0_CHCFG2
                                                DMAMUX_CHCFG_REG(DMAMUX0, 2)
#define DMAMUX0_CHCFG3
                                                DMAMUX_CHCFG_REG(DMAMUX0,3)
/* DMAMUX - Register array accessors */
#define DMAMUX0_CHCFG(index)
                                                DMAMUX_CHCFG_REG(DMAMUX0,index)
```

```
/*!
*/ /* end of group DMAMUX_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group DMAMUX_Peripheral_Access_Layer */
/* -----
  -- FGPIO Peripheral Access Layer
* @addtogroup FGPIO_Peripheral_Access_Layer FGPIO Peripheral Access Layer
* @{
*/
/** FGPIO - Register Layout Typedef */
typedef struct {
  /**< Port Data Output Register,
offset: 0x0 */
  _0 uint32_t PSOR;
                                           /**< Port Set Output Register,
offset: 0x4 */
                                           /**< Port Clear Output Register,
  _0 uint32_t PCOR;
offset: 0x8 */
 __0 uint32_t PTOR;
                                           /**< Port Toggle Output
Register, offset: 0xC */
  _I uint32_t PDIR;
                                           /**< Port Data Input Register,
offset: 0x10 */
                                           /**< Port Data Direction
 __IO uint32_t PDDR;
Register, offset: 0x14 */
} FGPIO_Type, *FGPIO_MemMapPtr;
/* -----
  -- FGPIO - Register accessor macros
  */
/*!
 * @addtogroup FGPI0_Register_Accessor_Macros FGPIO - Register accessor macros
*/
/* FGPIO - Register accessors */
#define FGPIO_PDOR_REG(base)
                                         ((base)->PDOR)
#define FGPIO_PSOR_REG(base)
                                         ((base)->PSOR)
#define FGPIO PCOR REG(base)
                                         ((base)->PCOR)
#define FGPIO_PTOR_REG(base)
                                         ((base)->PTOR)
#define FGPIO_PDIR_REG(base)
                                         ((base)->PDIR)
#define FGPIO PDDR REG(base)
                                         ((base)->PDDR)
/*!
* @}
*/ /* end of group FGPIO_Register_Accessor_Macros */
```

```
-- FGPIO Register Masks
 * @addtogroup FGPIO_Register_Masks FGPIO Register Masks
* @{
 */
/* PDOR Bit Fields */
#define FGPIO_PDOR_PDO_MASK
                                                  0xFFFFFFFu
#define FGPIO_PDOR_PDO_SHIFT
                                                  Θ
#define FGPIO PDOR PDO WIDTH
                                                  32
#define FGPIO_PDOR_PDO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<FGPIO_PDOR_PDO_SHIFT))&FGPIO_PDOR_PDO_MASK)
/* PSOR Bit Fields */
#define FGPIO_PSOR_PTSO_MASK
                                                  0xFFFFFFFu
#define FGPIO_PSOR_PTSO_SHIFT
                                                  0
#define FGPIO_PSOR_PTSO_WIDTH
                                                  32
#define FGPIO PSOR PTSO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<FGPIO_PSOR_PTSO_SHIFT))&FGPIO_PSOR_PTSO_MASK)
/* PCOR Bit Fields */
#define FGPIO_PCOR_PTCO_MASK
                                                  0xFFFFFFFu
#define FGPIO_PCOR_PTCO_SHIFT
                                                  0
#define FGPIO_PCOR_PTCO_WIDTH
                                                  32
#define FGPIO_PCOR_PTCO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<FGPIO_PCOR_PTCO_SHIFT))&FGPIO_PCOR_PTCO_MASK)
/* PTOR Bit Fields */
#define FGPIO_PTOR_PTTO_MASK
                                                  0xFFFFFFFu
#define FGPIO_PTOR_PTTO_SHIFT
#define FGPIO_PTOR_PTTO_WIDTH
                                                  32
#define FGPIO_PTOR_PTTO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<FGPIO_PTOR_PTTO_SHIFT))&FGPIO_PTOR_PTTO_MASK)
/* PDIR Bit Fields */
#define FGPIO PDIR PDI MASK
                                                  0xFFFFFFFu
#define FGPIO PDIR PDI SHIFT
                                                  0
#define FGPIO_PDIR_PDI_WIDTH
                                                  32
#define FGPIO_PDIR_PDI(x)
                                                  (((uint32_t)((uint32_t)
(x))<<FGPIO_PDIR_PDI_SHIFT))&FGPIO_PDIR_PDI_MASK)
/* PDDR Bit Fields */
#define FGPIO_PDDR_PDD_MASK
                                                  0xFFFFFFFu
#define FGPIO_PDDR_PDD_SHIFT
                                                  0
#define FGPIO_PDDR_PDD_WIDTH
                                                  32
#define FGPIO_PDDR_PDD(x)
                                                  (((uint32_t)((uint32_t)
(x))<<FGPIO_PDDR_PDD_SHIFT))&FGPIO_PDDR_PDD_MASK)
/*!
 * @}
 */ /* end of group FGPIO_Register_Masks */
/* FGPIO - Peripheral instance base addresses */
/** Peripheral FGPIOA base address */
#define FGPIOA_BASE
                                                  (0xF80FF000u)
/** Peripheral FGPIOA base pointer */
#define FGPIOA
                                                  ((FGPIO_Type *)FGPIOA_BASE)
#define FGPIOA_BASE_PTR
                                                  (FGPIOA)
/** Peripheral FGPIOB base address */
#define FGPIOB_BASE
                                                  (0xF80FF040u)
```

```
/** Peripheral FGPIOB base pointer */
#define FGPIOB
                                               ((FGPIO_Type *)FGPIOB_BASE)
#define FGPIOB BASE PTR
                                               (FGPIOB)
/** Peripheral FGPIOC base address */
#define FGPIOC BASE
                                               (0xF80FF080u)
/** Peripheral FGPIOC base pointer */
                                               ((FGPI0_Type *)FGPI0C_BASE)
#define FGPIOC
#define FGPIOC_BASE_PTR
                                               (FGPIOC)
/** Peripheral FGPIOD base address */
#define FGPIOD_BASE
                                               (0xF80FF0C0u)
/** Peripheral FGPIOD base pointer */
#define FGPIOD
                                               ((FGPIO_Type *)FGPIOD_BASE)
#define FGPIOD BASE PTR
                                               (FGPIOD)
/** Peripheral FGPIOE base address */
#define FGPIOE_BASE
                                               (0xF80FF100u)
/** Peripheral FGPIOE base pointer */
#define FGPI0E
                                               ((FGPIO_Type *)FGPIOE_BASE)
#define FGPI0E_BASE_PTR
                                               (FGPIOE)
/** Array initializer of FGPIO peripheral base addresses */
#define FGPIO BASE ADDRS
                                               { FGPIOA_BASE, FGPIOB_BASE,
FGPIOC_BASE, FGPIOD_BASE, FGPIOE_BASE }
/** Array initializer of FGPIO peripheral base pointers */
#define FGPIO BASE PTRS
                                               { FGPIOA, FGPIOB, FGPIOC, FGPIOD,
FGPIOE }
/* -----
  -- FGPIO - Register accessor macros
  */
/*!
* @addtogroup FGPIO_Register_Accessor_Macros FGPIO - Register accessor macros
* @{
*/
/* FGPIO - Register instance definitions */
/* FGPIOA */
#define FGPIOA_PDOR
                                               FGPIO_PDOR_REG(FGPIOA)
#define FGPIOA_PSOR
                                               FGPIO_PSOR_REG(FGPIOA)
                                               FGPIO_PCOR_REG(FGPIOA)
#define FGPIOA PCOR
#define FGPIOA_PTOR
                                               FGPIO_PTOR_REG(FGPIOA)
#define FGPIOA_PDIR
                                               FGPIO_PDIR_REG(FGPIOA)
#define FGPIOA PDDR
                                               FGPIO_PDDR_REG(FGPIOA)
/* FGPIOB */
                                               FGPIO_PDOR_REG(FGPIOB)
#define FGPIOB_PDOR
                                               FGPIO_PSOR_REG(FGPIOB)
#define FGPIOB_PSOR
                                               FGPIO_PCOR_REG(FGPIOB)
#define FGPIOB_PCOR
                                               FGPIO_PTOR_REG(FGPIOB)
#define FGPIOB_PTOR
#define FGPIOB_PDIR
                                               FGPIO_PDIR_REG(FGPIOB)
#define FGPIOB_PDDR
                                               FGPIO PDDR REG(FGPIOB)
/* FGPIOC */
#define FGPIOC PDOR
                                               FGPIO PDOR REG(FGPIOC)
#define FGPIOC PSOR
                                               FGPIO PSOR REG(FGPIOC)
#define FGPIOC_PCOR
                                               FGPIO_PCOR_REG(FGPIOC)
#define FGPIOC_PTOR
                                               FGPIO_PTOR_REG(FGPIOC)
#define FGPIOC_PDIR
                                               FGPIO_PDIR_REG(FGPIOC)
#define FGPIOC PDDR
                                               FGPIO_PDDR_REG(FGPIOC)
/* FGPIOD */
                                               FGPIO_PDOR_REG(FGPIOD)
#define FGPIOD_PDOR
```

```
FGPIO_PSOR_REG(FGPIOD)
#define FGPIOD_PSOR
#define FGPIOD_PCOR
                                              FGPIO_PCOR_REG(FGPIOD)
#define FGPIOD PTOR
                                              FGPIO PTOR REG(FGPIOD)
#define FGPIOD_PDIR
                                              FGPIO_PDIR_REG(FGPIOD)
                                              FGPIO_PDDR_REG(FGPIOD)
#define FGPIOD PDDR
/* FGPIOE */
                                              FGPIO PDOR REG(FGPIOE)
#define FGPIOE PDOR
#define FGPIOE_PSOR
                                              FGPIO_PSOR_REG(FGPIOE)
#define FGPIOE_PCOR
                                              FGPIO_PCOR_REG(FGPIOE)
#define FGPIOE_PTOR
                                              FGPIO_PTOR_REG(FGPIOE)
#define FGPIOE_PDIR
                                              FGPIO_PDIR_REG(FGPIOE)
#define FGPIOE_PDDR
                                              FGPIO_PDDR_REG(FGPIOE)
/*!
* @}
*//* end of group FGPIO_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group FGPIO_Peripheral_Access_Layer */
/* ------
  -- FTFA Peripheral Access Layer
  */
/*!
 * @addtogroup FTFA_Peripheral_Access_Layer FTFA Peripheral Access Layer
* @{
*/
/** FTFA - Register Layout Typedef */
typedef struct {
  __IO uint8_t FSTAT;
                                                /**< Flash Status Register,
offset: 0x0 */
                                                /**< Flash Configuration
  _IO uint8_t FCNFG;
Register, offset: 0x1 */
  __I uint8_t FSEC;
                                                /**< Flash Security Register,
offset: 0x2 */
  __I uint8_t FOPT;
                                                /**< Flash Option Register,
offset: 0x3 */
  __IO uint8_t FCCOB3;
                                                /**< Flash Common Command Object
Registers, offset: 0x4 */
 __IO uint8_t FCCOB2;
                                                /**< Flash Common Command Object
Registers, offset: 0x5 */
                                                /**< Flash Common Command Object
 __IO uint8_t FCCOB1;
Registers, offset: 0x6 */
 __IO uint8_t FCCOB0;
                                                /**< Flash Common Command Object
Registers, offset: 0x7 */
  __IO uint8_t FCC0B7;
                                                /**< Flash Common Command Object
Registers, offset: 0x8 */
 IO uint8 t FCCOB6;
                                                /**< Flash Common Command Object
Registers, offset: 0x9 */
 __IO uint8_t FCCOB5;
                                                /**< Flash Common Command Object
Registers, offset: 0xA */
 __IO uint8_t FCCOB4;
                                                /**< Flash Common Command Object
Registers, offset: 0xB */
                                                /**< Flash Common Command Object
 __IO uint8_t FCCOBB;
```

```
Registers, offset: 0xC */
 __IO uint8_t FCCOBA;
                                             /**< Flash Common Command Object
Registers, offset: 0xD */
                                             /**< Flash Common Command Object
 __IO uint8_t FCCOB9;
Registers, offset: 0xE */
                                             /**< Flash Common Command Object
 IO uint8 t FCCOB8;
Registers, offset: 0xF */
 __IO uint8_t FPROT3;
                                             /**< Program Flash Protection
Registers, offset: 0x10 */
  __IO uint8_t FPROT2;
                                             /**< Program Flash Protection
Registers, offset: 0x11 */
                                             /**< Program Flash Protection</pre>
 __IO uint8_t FPROT1;
Registers, offset: 0x12 */
                                             /**< Program Flash Protection</pre>
 __IO uint8_t FPROT0;
Registers, offset: 0x13 */
} FTFA_Type, *FTFA_MemMapPtr;
/* -----
  -- FTFA - Register accessor macros
  */
* @addtogroup FTFA_Register_Accessor_Macros FTFA - Register accessor macros
* @{
*/
/* FTFA - Register accessors */
#define FTFA_FSTAT_REG(base)
                                           ((base)->FSTAT)
#define FTFA_FCNFG_REG(base)
                                           ((base)->FCNFG)
#define FTFA_FSEC_REG(base)
                                           ((base)->FSEC)
                                           ((base)->FOPT)
#define FTFA_FOPT_REG(base)
#define FTFA_FCCOB3_REG(base)
                                           ((base)->FCCOB3)
#define FTFA_FCCOB2_REG(base)
                                           ((base)->FCCOB2)
#define FTFA_FCCOB1_REG(base)
                                           ((base)->FCCOB1)
#define FTFA_FCCOBO_REG(base)
                                           ((base)->FCCOBO)
#define FTFA_FCCOB7_REG(base)
                                           ((base)->FCCOB7)
#define FTFA_FCCOB6_REG(base)
                                           ((base)->FCC0B6)
#define FTFA_FCCOB5_REG(base)
                                           ((base)->FCCOB5)
                                           ((base)->FCCOB4)
#define FTFA_FCCOB4_REG(base)
#define FTFA_FCCOBB_REG(base)
                                           ((base)->FCCOBB)
#define FTFA_FCCOBA_REG(base)
                                           ((base)->FCCOBA)
#define FTFA_FCCOB9_REG(base)
                                           ((base)->FCCOB9)
#define FTFA_FCCOB8_REG(base)
                                           ((base)->FCCOB8)
#define FTFA_FPROT3_REG(base)
                                           ((base)->FPR0T3)
#define FTFA_FPROT2_REG(base)
                                           ((base)->FPR0T2)
                                           ((base)->FPROT1)
#define FTFA_FPROT1_REG(base)
#define FTFA_FPROTO_REG(base)
                                           ((base)->FPROTO)
/*!
*/ /* end of group FTFA Register Accessor Macros */
/* ------
  -- FTFA Register Masks
  */
```

```
* @addtogroup FTFA_Register_Masks FTFA Register Masks
 * @{
 */
/* FSTAT Bit Fields */
#define FTFA FSTAT MGSTAT0 MASK
                                                  0x1u
#define FTFA_FSTAT_MGSTATO_SHIFT
                                                  0
#define FTFA_FSTAT_MGSTATO_WIDTH
                                                  1
#define FTFA_FSTAT_MGSTATO(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FSTAT_MGSTATO_SHIFT))&FTFA_FSTAT_MGSTATO_MASK)</pre>
#define FTFA_FSTAT_FPVIOL_MASK
                                                  0x10u
#define FTFA_FSTAT_FPVIOL_SHIFT
#define FTFA_FSTAT_FPVIOL_WIDTH
                                                  1
#define FTFA_FSTAT_FPVIOL(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FSTAT_FPVIOL_SHIFT))&FTFA_FSTAT_FPVIOL_MASK)
#define FTFA_FSTAT_ACCERR_MASK
                                                  0x20u
#define FTFA_FSTAT_ACCERR_SHIFT
#define FTFA_FSTAT_ACCERR_WIDTH
#define FTFA_FSTAT_ACCERR(x)
                                                  (((uint8_t)((uint8_t)
(x))<<FTFA_FSTAT_ACCERR_SHIFT))&FTFA_FSTAT_ACCERR_MASK)
#define FTFA_FSTAT_RDCOLERR_MASK
                                                  0x40u
#define FTFA_FSTAT_RDCOLERR_SHIFT
                                                  6
#define FTFA_FSTAT_RDCOLERR_WIDTH
#define FTFA_FSTAT_RDCOLERR(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FSTAT_RDCOLERR_SHIFT))&FTFA_FSTAT_RDCOLERR_MASK)</pre>
#define FTFA_FSTAT_CCIF_MASK
                                                  0x80u
#define FTFA_FSTAT_CCIF_SHIFT
                                                  7
#define FTFA_FSTAT_CCIF_WIDTH
                                                  1
#define FTFA_FSTAT_CCIF(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FSTAT_CCIF_SHIFT))&FTFA_FSTAT_CCIF_MASK)
/* FCNFG Bit Fields */
#define FTFA_FCNFG_ERSSUSP_MASK
                                                  0x10u
#define FTFA_FCNFG_ERSSUSP_SHIFT
                                                  4
#define FTFA_FCNFG_ERSSUSP_WIDTH
                                                  1
#define FTFA FCNFG ERSSUSP(x)
                                                  (((uint8_t)((uint8_t)
(x))<<FTFA_FCNFG_ERSSUSP_SHIFT))&FTFA_FCNFG_ERSSUSP_MASK)
#define FTFA_FCNFG_ERSAREQ_MASK
                                                  0x20u
                                                  5
#define FTFA_FCNFG_ERSAREQ_SHIFT
#define FTFA_FCNFG_ERSAREQ_WIDTH
                                                  1
#define FTFA_FCNFG_ERSAREQ(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FCNFG_ERSAREQ_SHIFT))&FTFA_FCNFG_ERSAREQ_MASK)
#define FTFA_FCNFG_RDCOLLIE_MASK
                                                  0x40u
#define FTFA_FCNFG_RDCOLLIE_SHIFT
#define FTFA_FCNFG_RDCOLLIE_WIDTH
                                                  1
#define FTFA_FCNFG_RDCOLLIE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FCNFG_RDCOLLIE_SHIFT))&FTFA_FCNFG_RDCOLLIE_MASK)
#define FTFA_FCNFG_CCIE_MASK
                                                  0x80u
                                                  7
#define FTFA_FCNFG_CCIE_SHIFT
#define FTFA_FCNFG_CCIE_WIDTH
#define FTFA FCNFG CCIE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FCNFG_CCIE_SHIFT))&FTFA_FCNFG_CCIE_MASK)
/* FSEC Bit Fields */
#define FTFA FSEC SEC MASK
                                                  0x3u
#define FTFA_FSEC_SEC_SHIFT
                                                  0
#define FTFA_FSEC_SEC_WIDTH
#define FTFA_FSEC_SEC(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FSEC_SEC_SHIFT))&FTFA_FSEC_SEC_MASK)</pre>
#define FTFA_FSEC_FSLACC_MASK
                                                  0xCu
#define FTFA_FSEC_FSLACC_SHIFT
                                                  2
```

```
#define FTFA_FSEC_FSLACC_WIDTH
#define FTFA_FSEC_FSLACC(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FSEC_FSLACC_SHIFT))&FTFA_FSEC_FSLACC_MASK)
#define FTFA_FSEC_MEEN_MASK
                                                  0x30u
#define FTFA_FSEC_MEEN_SHIFT
                                                  4
#define FTFA FSEC MEEN WIDTH
#define FTFA_FSEC_MEEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FSEC_MEEN_SHIFT))&FTFA_FSEC_MEEN_MASK)
#define FTFA_FSEC_KEYEN_MASK
                                                  0xC0u
#define FTFA_FSEC_KEYEN_SHIFT
                                                  6
#define FTFA_FSEC_KEYEN_WIDTH
                                                  2
#define FTFA_FSEC_KEYEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FSEC_KEYEN_SHIFT))&FTFA_FSEC_KEYEN_MASK)
/* FOPT Bit Fields */
#define FTFA_FOPT_OPT_MASK
                                                  0xFFu
#define FTFA_FOPT_OPT_SHIFT
                                                  0
#define FTFA_FOPT_OPT_WIDTH
                                                  8
#define FTFA_FOPT_OPT(x)
                                                  (((uint8_t)((uint8_t)
(x))<<FTFA_FOPT_OPT_SHIFT))&FTFA_FOPT_OPT_MASK)
/* FCCOB3 Bit Fields */
#define FTFA_FCCOB3_CCOBn_MASK
                                                  0xFFu
#define FTFA_FCCOB3_CCOBn_SHIFT
                                                  0
#define FTFA_FCCOB3_CCOBn_WIDTH
#define FTFA_FCCOB3_CCOBn(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FCCOB3_CCOBn_SHIFT))&FTFA_FCCOB3_CCOBn_MASK)
/* FCCOB2 Bit Fields */
#define FTFA_FCCOB2_CCOBn_MASK
                                                  0xFFu
#define FTFA_FCCOB2_CCOBn_SHIFT
                                                  0
#define FTFA_FCCOB2_CCOBn_WIDTH
                                                  8
#define FTFA_FCCOB2_CCOBn(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FCCOB2_CCOBn_SHIFT))&FTFA_FCCOB2_CCOBn_MASK)
/* FCCOB1 Bit Fields */
#define FTFA FCCOB1 CCOBn MASK
                                                  0xFFu
#define FTFA_FCCOB1_CCOBn_SHIFT
                                                  0
#define FTFA_FCCOB1_CCOBn_WIDTH
#define FTFA FCCOB1 CCOBn(x)
                                                  (((uint8_t)((uint8_t)
(x))<<FTFA_FCCOB1_CCOBn_SHIFT))&FTFA_FCCOB1_CCOBn_MASK)
/* FCCOBO Bit Fields */
#define FTFA_FCCOB0_CCOBn_MASK
                                                  0xFFu
#define FTFA_FCCOBO_CCOBn_SHIFT
                                                  0
#define FTFA_FCCOB0_CCOBn_WIDTH
                                                  8
#define FTFA_FCCOB0_CCOBn(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FCCOB0_CCOBn_SHIFT))&FTFA_FCCOB0_CCOBn_MASK)
/* FCCOB7 Bit Fields */
                                                  0xFFu
#define FTFA_FCCOB7_CCOBn_MASK
#define FTFA_FCCOB7_CCOBn_SHIFT
                                                  0
#define FTFA_FCCOB7_CCOBn_WIDTH
#define FTFA_FCCOB7_CCOBn(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<FTFA_FCCOB7_CCOBn_SHIFT))&FTFA_FCCOB7_CCOBn_MASK)
/* FCCOB6 Bit Fields */
#define FTFA_FCCOB6_CCOBn_MASK
                                                  0xFFu
#define FTFA_FCCOB6_CCOBn_SHIFT
                                                  0
#define FTFA FCCOB6 CCOBn WIDTH
#define FTFA_FCCOB6_CCOBn(x)
                                                  (((uint8_t)((uint8_t)
(x))<<FTFA_FCCOB6_CCOBn_SHIFT))&FTFA_FCCOB6_CCOBn_MASK)</pre>
/* FCCOB5 Bit Fields */
#define FTFA_FCCOB5_CCOBn_MASK
                                                  0xFFu
#define FTFA_FCCOB5_CCOBn_SHIFT
                                                  0
                                                  8
#define FTFA_FCCOB5_CCOBn_WIDTH
```

```
#define FTFA_FCCOB5_CCOBn(x)
                                                   (((uint8_t)((uint8_t)
(x))<<FTFA_FCCOB5_CCOBn_SHIFT))&FTFA_FCCOB5_CCOBn_MASK)
/* FCCOB4 Bit Fields */
#define FTFA_FCCOB4_CCOBn_MASK
                                                   0xFFu
#define FTFA FCCOB4 CCOBn SHIFT
                                                   0
#define FTFA FCCOB4 CCOBn WIDTH
                                                  8
#define FTFA FCCOB4 CCOBn(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<FTFA_FCC0B4_CC0Bn_SHIFT))&FTFA_FCC0B4_CC0Bn_MASK)
/* FCCOBB Bit Fields */
#define FTFA_FCCOBB_CCOBn_MASK
                                                   0xFFu
#define FTFA_FCCOBB_CCOBn_SHIFT
                                                  0
#define FTFA_FCCOBB_CCOBn_WIDTH
                                                  8
#define FTFA_FCCOBB_CCOBn(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<FTFA_FCCOBB_CCOBn_SHIFT))&FTFA_FCCOBB_CCOBn_MASK)</pre>
/* FCCOBA Bit Fields */
#define FTFA_FCCOBA_CCOBn_MASK
                                                   0xFFu
#define FTFA_FCCOBA_CCOBn_SHIFT
                                                  0
#define FTFA_FCCOBA_CCOBn_WIDTH
                                                  8
#define FTFA_FCCOBA_CCOBn(x)
                                                   (((uint8_t)((uint8_t)
(x))<<FTFA_FCCOBA_CCOBn_SHIFT))&FTFA_FCCOBA_CCOBn_MASK)
/* FCCOB9 Bit Fields */
#define FTFA_FCCOB9_CCOBn_MASK
                                                   0xFFu
#define FTFA_FCCOB9_CCOBn_SHIFT
                                                  0
#define FTFA_FCCOB9_CCOBn_WIDTH
                                                  8
#define FTFA_FCCOB9_CCOBn(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<FTFA_FCCOB9_CCOBn_SHIFT))&FTFA_FCCOB9_CCOBn_MASK)
/* FCCOB8 Bit Fields */
#define FTFA_FCCOB8_CCOBn_MASK
                                                  0xFFu
#define FTFA_FCCOB8_CCOBn_SHIFT
                                                  0
#define FTFA_FCCOB8_CCOBn_WIDTH
                                                  8
#define FTFA_FCCOB8_CCOBn(x)
                                                   (((uint8_t)((uint8_t)
(x))<<FTFA_FCCOB8_CCOBn_SHIFT))&FTFA_FCCOB8_CCOBn_MASK)
/* FPROT3 Bit Fields */
#define FTFA_FPROT3_PROT_MASK
                                                   0xFFu
#define FTFA FPROT3 PROT SHIFT
                                                  0
#define FTFA FPROT3 PROT WIDTH
#define FTFA_FPROT3_PROT(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<FTFA_FPROT3_PROT_SHIFT))&FTFA_FPROT3_PROT_MASK)</pre>
/* FPROT2 Bit Fields */
#define FTFA FPROT2 PROT MASK
                                                  0xFFu
#define FTFA_FPROT2_PROT_SHIFT
                                                  0
#define FTFA_FPROT2_PROT_WIDTH
#define FTFA FPROT2 PROT(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<FTFA_FPROT2_PROT_SHIFT))&FTFA_FPROT2_PROT_MASK)</pre>
/* FPROT1 Bit Fields */
#define FTFA_FPROT1_PROT_MASK
                                                   0xFFu
#define FTFA_FPROT1_PROT_SHIFT
                                                  0
#define FTFA_FPROT1_PROT_WIDTH
#define FTFA_FPROT1_PROT(x)
                                                   (((uint8_t)((uint8_t)
(x))<<FTFA_FPROT1_PROT_SHIFT))&FTFA_FPROT1_PROT_MASK)</pre>
/* FPROTO Bit Fields */
#define FTFA_FPROT0_PROT_MASK
                                                  0xFFu
#define FTFA FPROTO PROT SHIFT
                                                  0
#define FTFA_FPROT0_PROT_WIDTH
                                                  8
#define FTFA_FPROTO_PROT(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<FTFA_FPROT0_PROT_SHIFT))&FTFA_FPROT0_PROT_MASK)
 * @}
```

```
*/ /* end of group FTFA_Register_Masks */
/* FTFA - Peripheral instance base addresses */
/** Peripheral FTFA base address */
#define FTFA BASE
                                                (0x40020000u)
/** Peripheral FTFA base pointer */
                                                ((FTFA_Type *)FTFA_BASE)
#define FTFA
#define FTFA_BASE_PTR
                                                (FTFA)
/** Array initializer of FTFA peripheral base addresses */
#define FTFA_BASE_ADDRS
                                                { FTFA_BASE }
/** Array initializer of FTFA peripheral base pointers */
#define FTFA_BASE_PTRS
                                                { FTFA }
/* -----
   -- FTFA - Register accessor macros
 * @addtogroup FTFA_Register_Accessor_Macros FTFA - Register accessor macros
* @{
*/
/* FTFA - Register instance definitions */
/* FTFA */
#define FTFA_FSTAT
                                                FTFA_FSTAT_REG(FTFA)
#define FTFA_FCNFG
                                                FTFA_FCNFG_REG(FTFA)
                                                FTFA_FSEC_REG(FTFA)
#define FTFA_FSEC
#define FTFA_FOPT
                                                FTFA_FOPT_REG(FTFA)
#define FTFA_FCCOB3
                                                FTFA_FCCOB3_REG(FTFA)
#define FTFA_FCCOB2
                                                FTFA_FCCOB2_REG(FTFA)
#define FTFA FCCOB1
                                                FTFA_FCCOB1_REG(FTFA)
#define FTFA_FCCOB0
                                                FTFA_FCCOBO_REG(FTFA)
                                                FTFA_FCCOB7_REG(FTFA)
#define FTFA FCCOB7
#define FTFA FCCOB6
                                                FTFA FCCOB6 REG(FTFA)
#define FTFA FCCOB5
                                                FTFA_FCCOB5_REG(FTFA)
#define FTFA_FCCOB4
                                                FTFA_FCCOB4_REG(FTFA)
#define FTFA_FCCOBB
                                                FTFA_FCCOBB_REG(FTFA)
#define FTFA FCCOBA
                                                FTFA FCCOBA REG(FTFA)
#define FTFA_FCCOB9
                                                FTFA_FCCOB9_REG(FTFA)
#define FTFA_FCCOB8
                                                FTFA_FCCOB8_REG(FTFA)
#define FTFA FPROT3
                                                FTFA FPROT3 REG(FTFA)
#define FTFA_FPROT2
                                                FTFA_FPROT2_REG(FTFA)
#define FTFA_FPROT1
                                                FTFA_FPROT1_REG(FTFA)
#define FTFA_FPROTO
                                                FTFA_FPROTO_REG(FTFA)
/*!
*/ /* end of group FTFA_Register_Accessor_Macros */
/*!
 * @}
*/ /* end of group FTFA_Peripheral_Access_Layer */
   -- GPIO Peripheral Access Layer
```

```
* @addtogroup GPIO_Peripheral_Access_Layer GPIO Peripheral Access Layer
* @{
*/
/** GPIO - Register Layout Typedef */
typedef struct {
   _IO uint32_t PDOR;
                                              /**< Port Data Output Register,
offset: 0x0 */
                                              /**< Port Set Output Register,
  __0 uint32_t PSOR;
offset: 0x4 */
                                             /**< Port Clear Output Register,
  offset: 0x8 */
 __O uint32_t PTOR;
                                              /**< Port Toggle Output
Register, offset: 0xC */
  __I uint32_t PDIR;
                                              /**< Port Data Input Register,
offset: 0x10 */
  __IO uint32_t PDDR;
                                             /**< Port Data Direction
Register, offset: 0x14 */
} GPIO_Type, *GPIO_MemMapPtr;
/* -----
  -- GPIO - Register accessor macros
  */
/*!
 * @addtogroup GPIO_Register_Accessor_Macros GPIO - Register accessor macros
*/
/* GPIO - Register accessors */
                                            ((base)->PDOR)
#define GPIO_PDOR_REG(base)
#define GPIO PSOR REG(base)
                                            ((base)->PSOR)
#define GPIO_PCOR_REG(base)
                                            ((base)->PCOR)
#define GPIO_PTOR_REG(base)
                                            ((base)->PTOR)
#define GPIO_PDIR_REG(base)
                                            ((base)->PDIR)
#define GPIO_PDDR_REG(base)
                                            ((base)->PDDR)
/*!
* @}
*/ /* end of group GPIO_Register_Accessor_Macros */
  -- GPIO Register Masks
 * @addtogroup GPIO_Register_Masks GPIO Register Masks
* @{
*/
/* PDOR Bit Fields */
#define GPIO_PDOR_PDO_MASK
                                            0xFFFFFFFu
#define GPIO_PDOR_PDO_SHIFT
#define GPIO_PDOR_PDO_WIDTH
                                            32
```

```
#define GPIO_PDOR_PDO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<GPIO_PDOR_PDO_SHIFT))&GPIO_PDOR_PDO_MASK)
/* PSOR Bit Fields */
#define GPIO_PSOR_PTSO_MASK
                                                  0xFFFFFFFu
#define GPIO PSOR PTSO SHIFT
                                                  0
#define GPIO PSOR PTSO WIDTH
                                                  32
#define GPIO_PSOR_PTSO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<GPIO_PSOR_PTSO_SHIFT))&GPIO_PSOR_PTSO_MASK)
/* PCOR Bit Fields */
#define GPIO_PCOR_PTCO_MASK
                                                  0xFFFFFFFu
#define GPIO_PCOR_PTCO_SHIFT
                                                  0
#define GPIO_PCOR_PTCO_WIDTH
                                                  32
#define GPIO PCOR PTCO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<GPIO_PCOR_PTCO_SHIFT))&GPIO_PCOR_PTCO_MASK)
/* PTOR Bit Fields */
#define GPIO_PTOR_PTTO_MASK
                                                  0xFFFFFFFu
#define GPIO_PTOR_PTTO_SHIFT
#define GPIO_PTOR_PTTO_WIDTH
                                                  32
#define GPIO_PTOR_PTTO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<GPIO PTOR PTTO SHIFT))&GPIO PTOR PTTO MASK)
/* PDIR Bit Fields */
#define GPIO_PDIR_PDI_MASK
                                                  0xFFFFFFFu
#define GPIO PDIR PDI SHIFT
                                                  0
#define GPIO_PDIR_PDI_WIDTH
                                                  32
#define GPIO_PDIR_PDI(x)
                                                  (((uint32_t)((uint32_t)
(x))<<GPIO_PDIR_PDI_SHIFT))&GPIO_PDIR_PDI_MASK)
/* PDDR Bit Fields */
#define GPIO_PDDR_PDD_MASK
                                                  0xFFFFFFFu
#define GPIO_PDDR_PDD_SHIFT
                                                  0
#define GPIO_PDDR_PDD_WIDTH
                                                  32
#define GPIO_PDDR_PDD(x)
                                                  (((uint32_t)((uint32_t)
(x))<<GPIO_PDDR_PDD_SHIFT))&GPIO_PDDR_PDD_MASK)
/*!
 * @}
 */ /* end of group GPIO_Register_Masks */
/* GPIO - Peripheral instance base addresses */
/** Peripheral GPIOA base address */
#define GPIOA_BASE
                                                  (0x400FF000u)
/** Peripheral GPIOA base pointer */
#define GPIOA
                                                  ((GPIO_Type *)GPIOA_BASE)
#define GPIOA_BASE_PTR
                                                  (GPIOA)
/** Peripheral GPIOB base address */
#define GPIOB_BASE
                                                  (0x400FF040u)
/** Peripheral GPIOB base pointer */
#define GPIOB
                                                  ((GPIO_Type *)GPIOB_BASE)
#define GPIOB_BASE_PTR
                                                  (GPIOB)
/** Peripheral GPIOC base address */
#define GPIOC_BASE
                                                  (0x400FF080u)
/** Peripheral GPIOC base pointer */
#define GPIOC
                                                  ((GPIO_Type *)GPIOC_BASE)
#define GPIOC_BASE_PTR
                                                  (GPIOC)
/** Peripheral GPIOD base address */
#define GPIOD_BASE
                                                  (0x400FF0C0u)
/** Peripheral GPIOD base pointer */
                                                  ((GPIO_Type *)GPIOD_BASE)
#define GPIOD
#define GPIOD_BASE_PTR
                                                  (GPIOD)
```

```
/** Peripheral GPIOE base address */
#define GPIOE BASE
                                               (0x400FF100u)
/** Peripheral GPIOE base pointer */
                                               ((GPIO_Type *)GPIOE_BASE)
#define GPIOE
#define GPIOE BASE PTR
                                               (GPIOE)
/** Array initializer of GPIO peripheral base addresses */
#define GPIO_BASE_ADDRS
                                              { GPIOA_BASE, GPIOB_BASE,
GPIOC_BASE, GPIOD_BASE, GPIOE_BASE }
/** Array initializer of GPIO peripheral base pointers */
#define GPIO BASE PTRS
                                              { GPIOA, GPIOB, GPIOC, GPIOD,
GPIOE }
/* -----
  -- GPIO - Register accessor macros
  */
/*!
* @addtogroup GPIO_Register_Accessor_Macros GPIO - Register accessor macros
* @{
*/
/* GPIO - Register instance definitions */
/* GPIOA */
#define GPIOA_PDOR
                                              GPIO_PDOR_REG(GPIOA)
#define GPIOA_PSOR
                                              GPIO_PSOR_REG(GPIOA)
                                              GPIO_PCOR_REG(GPIOA)
#define GPIOA PCOR
#define GPIOA_PTOR
                                              GPIO_PTOR_REG(GPIOA)
                                              GPIO_PDIR_REG(GPIOA)
#define GPIOA_PDIR
#define GPIOA PDDR
                                               GPIO_PDDR_REG(GPIOA)
/* GPIOB */
#define GPIOB_PDOR
                                              GPIO_PDOR_REG(GPIOB)
#define GPIOB_PSOR
                                              GPIO_PSOR_REG(GPIOB)
                                              GPIO_PCOR_REG(GPIOB)
#define GPIOB PCOR
#define GPIOB PTOR
                                              GPIO PTOR REG(GPIOB)
#define GPIOB PDIR
                                              GPIO PDIR REG(GPIOB)
                                              GPIO_PDDR_REG(GPIOB)
#define GPIOB PDDR
/* GPIOC */
#define GPIOC_PDOR
                                              GPIO_PDOR_REG(GPIOC)
#define GPIOC PSOR
                                               GPIO PSOR REG(GPIOC)
#define GPIOC_PCOR
                                              GPIO_PCOR_REG(GPIOC)
#define GPIOC_PTOR
                                              GPIO_PTOR_REG(GPIOC)
#define GPIOC PDIR
                                              GPIO PDIR REG(GPIOC)
#define GPIOC PDDR
                                              GPIO_PDDR_REG(GPIOC)
/* GPIOD */
                                              GPIO_PDOR_REG(GPIOD)
#define GPIOD_PDOR
#define GPIOD_PSOR
                                              GPIO_PSOR_REG(GPIOD)
#define GPIOD_PCOR
                                              GPIO_PCOR_REG(GPIOD)
#define GPIOD_PTOR
                                              GPIO_PTOR_REG(GPIOD)
#define GPIOD PDIR
                                               GPIO PDIR REG(GPIOD)
#define GPIOD PDDR
                                              GPIO_PDDR_REG(GPIOD)
/* GPIOE */
#define GPIOE PDOR
                                              GPIO PDOR REG(GPIOE)
#define GPIOE PSOR
                                              GPIO_PSOR_REG(GPIOE)
#define GPIOE_PCOR
                                              GPIO_PCOR_REG(GPIOE)
#define GPIOE_PTOR
                                              GPIO_PTOR_REG(GPIOE)
#define GPIOE PDIR
                                              GPIO_PDIR_REG(GPIOE)
#define GPIOE_PDDR
                                              GPIO_PDDR_REG(GPIOE)
```

```
/*!
 * @}
*/ /* end of group GPIO_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group GPIO_Peripheral_Access_Layer */
/* -----
   -- I2C Peripheral Access Layer
/*!
* @addtogroup I2C_Peripheral_Access_Layer I2C Peripheral Access Layer
*/
/** I2C - Register Layout Typedef */
typedef struct {
                                                /**< I2C Address Register 1,
  ___IO uint8_t A1;
offset: 0x0 */
  _IO uint8_t F;
                                                 /**< I2C Frequency Divider
register, offset: 0x1 */
                                                 /**< I2C Control Register 1,
  __IO uint8_t C1;
offset: 0x2 */
                                                 /**< I2C Status register,
  __IO uint8_t S;
offset: 0x3 */
                                                 /**< I2C Data I/O register,
  offset: 0x4 */
                                                 /**< I2C Control Register 2,
   offset: 0x5 */
                                                /**< I2C Programmable Input
  __IO uint8_t FLT;
Glitch Filter register, offset: 0x6 */
                                                 /**< I2C Range Address register,
  __IO uint8_t RA;
offset: 0x7 */
                                                /**< I2C SMBus Control and
  __IO uint8_t SMB;
Status register, offset: 0x8 */
  _IO uint8_t A2;
                                                /** < I2C Address Register 2,
offset: 0x9 */
 __IO uint8_t SLTH;
                                                /**< I2C SCL Low Timeout
Register High, offset: 0xA */
                                                /**< I2C SCL Low Timeout
 __IO uint8_t SLTL;
Register Low, offset: 0xB */
} I2C_Type, *I2C_MemMapPtr;
   -- I2C - Register accessor macros
/*!
 * @addtogroup I2C_Register_Accessor_Macros I2C - Register accessor macros
* @{
*/
/* I2C - Register accessors */
#define I2C_A1_REG(base)
                                               ((base)->A1)
```

```
#define I2C_F_REG(base)
                                               ((base)->F)
#define I2C_C1_REG(base)
                                               ((base)->C1)
#define I2C_S_REG(base)
                                               ((base)->S)
#define I2C_D_REG(base)
                                               ((base)->D)
#define I2C_C2_REG(base)
                                               ((base)->C2)
#define I2C FLT REG(base)
                                               ((base)->FLT)
#define I2C_RA_REG(base)
                                               ((base)->RA)
#define I2C_SMB_REG(base)
                                               ((base)->SMB)
#define I2C_A2_REG(base)
                                               ((base)->A2)
#define I2C_SLTH_REG(base)
                                               ((base)->SLTH)
#define I2C_SLTL_REG(base)
                                               ((base)->SLTL)
/*!
 * @}
*/ /* end of group I2C_Register_Accessor_Macros */
/* ------
   -- I2C Register Masks
                            ------ */
* @addtogroup I2C Register Masks I2C Register Masks
* @{
/* A1 Bit Fields */
#define I2C_A1_AD_MASK
                                               0xFEu
#define I2C_A1_AD_SHIFT
                                               1
#define I2C_A1_AD_WIDTH
#define I2C_A1_AD(x)
                                               (((uint8_t)(((uint8_t)
(x))<<I2C_A1_AD_SHIFT))&I2C_A1_AD_MASK)
/* F Bit Fields */
#define I2C_F_ICR_MASK
                                               0x3Fu
#define I2C_F_ICR_SHIFT
                                               0
#define I2C_F_ICR_WIDTH
#define I2C_F_ICR(x)
                                               (((uint8_t)(((uint8_t)
(x))<<I2C_F_ICR_SHIFT))&I2C_F_ICR_MASK)
#define I2C_F_MULT_MASK
                                               0xC0u
#define I2C_F_MULT_SHIFT
                                               6
#define I2C_F_MULT_WIDTH
                                               2
#define I2C_F_MULT(x)
                                               (((uint8_t)(((uint8_t)
(x))<<I2C_F_MULT_SHIFT))&I2C_F_MULT_MASK)
/* C1 Bit Fields */
#define I2C_C1_DMAEN_MASK
                                               0x1u
#define I2C_C1_DMAEN_SHIFT
                                               0
#define I2C_C1_DMAEN_WIDTH
#define I2C_C1_DMAEN(x)
                                               (((uint8_t)(((uint8_t)
(x))<<I2C_C1_DMAEN_SHIFT))&I2C_C1_DMAEN_MASK)
#define I2C_C1_WUEN_MASK
                                               0x2u
#define I2C_C1_WUEN_SHIFT
                                               1
#define I2C_C1_WUEN_WIDTH
                                               1
#define I2C C1 WUEN(x)
                                               (((uint8_t)(((uint8_t)
(x))<<I2C_C1_WUEN_SHIFT))&I2C_C1_WUEN_MASK)
#define I2C_C1_RSTA_MASK
                                               0x4u
#define I2C_C1_RSTA_SHIFT
                                               2
#define I2C_C1_RSTA_WIDTH
#define I2C_C1_RSTA(x)
                                               (((uint8_t)(((uint8_t)
(x))<<I2C_C1_RSTA_SHIFT))&I2C_C1_RSTA_MASK)
```

```
#define I2C_C1_TXAK_MASK
                                                   0x8u
#define I2C_C1_TXAK_SHIFT
                                                   3
#define I2C_C1_TXAK_WIDTH
#define I2C_C1_TXAK(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<I2C_C1_TXAK_SHIFT))&I2C_C1_TXAK_MASK)
#define I2C C1 TX MASK
                                                   0x10u
#define I2C_C1_TX_SHIFT
                                                   4
#define I2C_C1_TX_WIDTH
                                                   1
#define I2C_C1_TX(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<I2C_C1_TX_SHIFT))&I2C_C1_TX_MASK)
#define I2C_C1_MST_MASK
                                                   0x20u
#define I2C_C1_MST_SHIFT
                                                   5
#define I2C C1 MST WIDTH
                                                   1
#define I2C_C1_MST(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<I2C_C1_MST_SHIFT))&I2C_C1_MST_MASK)
#define I2C_C1_IICIE_MASK
                                                   0x40u
#define I2C_C1_IICIE_SHIFT
                                                   6
#define I2C_C1_IICIE_WIDTH
                                                   1
#define I2C_C1_IICIE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<I2C_C1_IICIE_SHIFT))&I2C_C1_IICIE_MASK)</pre>
#define I2C_C1_IICEN_MASK
                                                   0x80u
#define I2C_C1_IICEN_SHIFT
                                                   7
#define I2C_C1_IICEN_WIDTH
#define I2C_C1_IICEN(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<I2C_C1_IICEN_SHIFT))&I2C_C1_IICEN_MASK)
/* S Bit Fields */
#define I2C_S_RXAK_MASK
                                                   0x1u
#define I2C_S_RXAK_SHIFT
                                                   0
#define I2C_S_RXAK_WIDTH
#define I2C_S_RXAK(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<I2C_S_RXAK_SHIFT))&I2C_S_RXAK_MASK)
#define I2C_S_IICIF_MASK
                                                   0x2u
#define I2C_S_IICIF_SHIFT
                                                   1
#define I2C_S_IICIF_WIDTH
#define I2C_S_IICIF(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<I2C_S_IICIF_SHIFT))&I2C_S_IICIF_MASK)
#define I2C_S_SRW_MASK
                                                   0x4u
                                                   2
#define I2C_S_SRW_SHIFT
#define I2C_S_SRW_WIDTH
                                                   1
#define I2C_S_SRW(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<I2C_S_SRW_SHIFT))&I2C_S_SRW_MASK)
#define I2C_S_RAM_MASK
                                                   0x8u
#define I2C_S_RAM_SHIFT
                                                   3
#define I2C_S_RAM_WIDTH
                                                   1
#define I2C_S_RAM(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<I2C_S_RAM_SHIFT))&I2C_S_RAM_MASK)
#define I2C_S_ARBL_MASK
                                                   0x10u
#define I2C_S_ARBL_SHIFT
                                                   4
#define I2C_S_ARBL_WIDTH
#define I2C_S_ARBL(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<I2C_S_ARBL_SHIFT))&I2C_S_ARBL_MASK)
#define I2C_S_BUSY_MASK
                                                   0x20u
#define I2C S BUSY SHIFT
                                                   5
#define I2C_S_BUSY_WIDTH
                                                   1
#define I2C_S_BUSY(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<I2C_S_BUSY_SHIFT))&I2C_S_BUSY_MASK)
#define I2C_S_IAAS_MASK
                                                   0x40u
#define I2C_S_IAAS_SHIFT
                                                   6
#define I2C_S_IAAS_WIDTH
                                                   1
```

```
#define I2C_S_IAAS(x)
                                                  (((uint8_t)((uint8_t)
(x))<<I2C_S_IAAS_SHIFT))&I2C_S_IAAS_MASK)
#define I2C_S_TCF_MASK
                                                  0x80u
#define I2C_S_TCF_SHIFT
                                                  7
#define I2C_S_TCF_WIDTH
#define I2C S TCF(x)
                                                  (((uint8_t)((uint8_t)
(x))<<I2C_S_TCF_SHIFT))&I2C_S_TCF_MASK)
/* D Bit Fields */
#define I2C_D_DATA_MASK
                                                  0xFFu
#define I2C_D_DATA_SHIFT
                                                  0
#define I2C_D_DATA_WIDTH
                                                  8
#define I2C_D_DATA(x)
                                                  (((uint8_t)((uint8_t)
(x))<<I2C_D_DATA_SHIFT))&I2C_D_DATA_MASK)
/* C2 Bit Fields */
#define I2C_C2_AD_MASK
                                                  0x7u
#define I2C_C2_AD_SHIFT
                                                  0
#define I2C_C2_AD_WIDTH
                                                  3
#define I2C_C2_AD(x)
                                                  (((uint8_t)((uint8_t)
(x))<<I2C_C2_AD_SHIFT))&I2C_C2_AD_MASK)
#define I2C C2 RMEN MASK
                                                  0x8u
#define I2C_C2_RMEN_SHIFT
                                                  3
#define I2C_C2_RMEN_WIDTH
                                                  1
#define I2C_C2_RMEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<I2C_C2_RMEN_SHIFT))&I2C_C2_RMEN_MASK)
#define I2C_C2_SBRC_MASK
                                                  0x10u
#define I2C_C2_SBRC_SHIFT
                                                  4
#define I2C_C2_SBRC_WIDTH
#define I2C_C2_SBRC(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<I2C_C2_SBRC_SHIFT))&I2C_C2_SBRC_MASK)
#define I2C_C2_HDRS_MASK
                                                  0x20u
#define I2C_C2_HDRS_SHIFT
                                                  5
#define I2C_C2_HDRS_WIDTH
                                                  1
#define I2C_C2_HDRS(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<I2C_C2_HDRS_SHIFT))&I2C_C2_HDRS_MASK)
#define I2C_C2_ADEXT_MASK
                                                  0x40u
#define I2C_C2_ADEXT_SHIFT
                                                  6
#define I2C_C2_ADEXT_WIDTH
                                                  1
#define I2C_C2_ADEXT(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<I2C_C2_ADEXT_SHIFT))&I2C_C2_ADEXT_MASK)
#define I2C_C2_GCAEN_MASK
                                                  0x80u
#define I2C_C2_GCAEN_SHIFT
                                                  7
#define I2C_C2_GCAEN_WIDTH
                                                  1
#define I2C_C2_GCAEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<I2C_C2_GCAEN_SHIFT))&I2C_C2_GCAEN_MASK)
/* FLT Bit Fields */
#define I2C_FLT_FLT_MASK
                                                  0x1Fu
#define I2C_FLT_FLT_SHIFT
                                                  0
#define I2C_FLT_FLT_WIDTH
#define I2C_FLT_FLT(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<I2C_FLT_FLT_SHIFT))&I2C_FLT_FLT_MASK)
#define I2C_FLT_STOPIE_MASK
                                                  0x20u
#define I2C_FLT_STOPIE_SHIFT
                                                  5
#define I2C FLT STOPIE WIDTH
#define I2C_FLT_STOPIE(x)
                                                  (((uint8_t)((uint8_t)
(x))<<I2C_FLT_STOPIE_SHIFT))&I2C_FLT_STOPIE_MASK)</pre>
#define I2C_FLT_STOPF_MASK
                                                  0x40u
#define I2C_FLT_STOPF_SHIFT
                                                  6
#define I2C_FLT_STOPF_WIDTH
#define I2C_FLT_STOPF(x)
                                                  (((uint8_t)(((uint8_t)
```

```
(x))<<I2C_FLT_STOPF_SHIFT))&I2C_FLT_STOPF_MASK)
#define I2C_FLT_SHEN_MASK
                                                  0x80u
#define I2C_FLT_SHEN_SHIFT
#define I2C_FLT_SHEN_WIDTH
                                                  1
#define I2C_FLT_SHEN(x)
                                                  (((uint8_t)((uint8_t)
(x))<<I2C_FLT_SHEN_SHIFT))&I2C_FLT_SHEN_MASK)
/* RA Bit Fields */
#define I2C_RA_RAD_MASK
                                                  0xFEu
#define I2C_RA_RAD_SHIFT
                                                  1
#define I2C_RA_RAD_WIDTH
#define I2C_RA_RAD(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<I2C_RA_RAD_SHIFT))&I2C_RA_RAD_MASK)
/* SMB Bit Fields */
#define I2C_SMB_SHTF2IE_MASK
                                                  0x1u
#define I2C_SMB_SHTF2IE_SHIFT
                                                  0
#define I2C_SMB_SHTF2IE_WIDTH
#define I2C_SMB_SHTF2IE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<I2C_SMB_SHTF2IE_SHIFT))&I2C_SMB_SHTF2IE_MASK)
#define I2C_SMB_SHTF2_MASK
                                                  0x2u
#define I2C SMB SHTF2 SHIFT
                                                  1
#define I2C_SMB_SHTF2_WIDTH
#define I2C_SMB_SHTF2(x)
                                                  (((uint8_t)((uint8_t)
(x))<<I2C_SMB_SHTF2_SHIFT))&I2C_SMB_SHTF2_MASK)
#define I2C_SMB_SHTF1_MASK
                                                  0x4u
#define I2C_SMB_SHTF1_SHIFT
                                                  2
#define I2C_SMB_SHTF1_WIDTH
                                                  1
#define I2C_SMB_SHTF1(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<I2C_SMB_SHTF1_SHIFT))&I2C_SMB_SHTF1_MASK)
#define I2C_SMB_SLTF_MASK
                                                  0x8u
#define I2C_SMB_SLTF_SHIFT
                                                  3
#define I2C_SMB_SLTF_WIDTH
#define I2C_SMB_SLTF(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<I2C_SMB_SLTF_SHIFT))&I2C_SMB_SLTF_MASK)
#define I2C_SMB_TCKSEL_MASK
                                                  0x10u
#define I2C_SMB_TCKSEL_SHIFT
                                                  4
#define I2C_SMB_TCKSEL_WIDTH
#define I2C_SMB_TCKSEL(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<I2C_SMB_TCKSEL_SHIFT))&I2C_SMB_TCKSEL_MASK)
#define I2C_SMB_SIICAEN_MASK
                                                  0x20u
#define I2C_SMB_SIICAEN_SHIFT
                                                  5
#define I2C_SMB_SIICAEN_WIDTH
                                                  1
#define I2C_SMB_SIICAEN(x)
                                                  (((uint8_t)((uint8_t)
(x))<<I2C_SMB_SIICAEN_SHIFT))&I2C_SMB_SIICAEN_MASK)
#define I2C_SMB_ALERTEN_MASK
                                                  0x40u
#define I2C_SMB_ALERTEN_SHIFT
                                                  6
#define I2C_SMB_ALERTEN_WIDTH
#define I2C_SMB_ALERTEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<I2C_SMB_ALERTEN_SHIFT))&I2C_SMB_ALERTEN_MASK)
#define I2C_SMB_FACK_MASK
                                                  0x80u
#define I2C_SMB_FACK_SHIFT
                                                  7
#define I2C_SMB_FACK_WIDTH
                                                  (((uint8_t)((uint8_t)
#define I2C_SMB_FACK(x)
(x))<<I2C_SMB_FACK_SHIFT))&I2C_SMB_FACK_MASK)</pre>
/* A2 Bit Fields */
#define I2C_A2_SAD_MASK
                                                  0xFEu
#define I2C_A2_SAD_SHIFT
#define I2C_A2_SAD_WIDTH
#define I2C_A2_SAD(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<I2C_A2_SAD_SHIFT))&I2C_A2_SAD_MASK)
```

```
/* SLTH Bit Fields */
#define I2C_SLTH_SSLT_MASK
                                                  0xFFu
#define I2C_SLTH_SSLT_SHIFT
#define I2C_SLTH_SSLT_WIDTH
                                                  8
#define I2C_SLTH_SSLT(x)
                                                  (((uint8_t)((uint8_t)
(x))<<I2C SLTH SSLT SHIFT))&I2C SLTH SSLT MASK)
/* SLTL Bit Fields */
#define I2C_SLTL_SSLT_MASK
                                                  0xFFu
#define I2C_SLTL_SSLT_SHIFT
                                                  0
#define I2C_SLTL_SSLT_WIDTH
                                                  8
#define I2C_SLTL_SSLT(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<I2C_SLTL_SSLT_SHIFT))&I2C_SLTL_SSLT_MASK)
 * @}
*/ /* end of group I2C_Register_Masks */
/* I2C - Peripheral instance base addresses */
/** Peripheral I2C0 base address */
#define I2C0_BASE
                                                  (0x40066000u)
/** Peripheral I2C0 base pointer */
#define I2C0
                                                  ((I2C_Type *)I2C0_BASE)
#define I2CO_BASE_PTR
                                                  (I2CO)
/** Peripheral I2C1 base address */
                                                  (0x40067000u)
#define I2C1_BASE
/** Peripheral I2C1 base pointer */
#define I2C1
                                                  ((I2C_Type *)I2C1_BASE)
#define I2C1_BASE_PTR
/** Array initializer of I2C peripheral base addresses */
                                                  { I2C0_BASE, I2C1_BASE }
#define I2C_BASE_ADDRS
/** Array initializer of I2C peripheral base pointers */
#define I2C_BASE_PTRS
                                                  { I2C0, I2C1 }
   -- I2C - Register accessor macros
/*!
 * @addtogroup I2C_Register_Accessor_Macros I2C - Register accessor macros
 * @{
 */
/* I2C - Register instance definitions */
/* I2C0 */
#define I2C0_A1
                                                  I2C_A1_REG(I2C0)
#define I2CO_F
                                                  I2C_F_REG(I2C0)
#define I2C0_C1
                                                  I2C_C1_REG(I2C0)
#define I2CO_S
                                                  I2C_S_REG(I2C0)
#define I2CO_D
                                                  I2C_D_REG(I2C0)
#define I2CO_C2
                                                  I2C C2 REG(I2C0)
#define I2C0 FLT
                                                  I2C FLT REG(I2C0)
#define I2CO_RA
                                                  12C_RA_REG(12C0)
#define I2C0_SMB
                                                  I2C_SMB_REG(I2C0)
#define I2CO_A2
                                                  I2C_A2_REG(I2C0)
#define I2C0_SLTH
                                                  I2C_SLTH_REG(I2C0)
#define I2C0_SLTL
                                                  I2C_SLTL_REG(I2C0)
/* I2C1 */
```

```
#define I2C1_A1
                                         I2C_A1_REG(I2C1)
#define I2C1 F
                                         I2C_F_REG(I2C1)
#define I2C1_C1
                                         I2C_C1_REG(I2C1)
#define I2C1_S
                                         12C_S_REG(I2C1)
#define I2C1_D
                                         I2C_D_REG(I2C1)
#define I2C1 C2
                                         I2C C2 REG(I2C1)
#define I2C1 FLT
                                         I2C_FLT_REG(I2C1)
#define I2C1_RA
                                         I2C_RA_REG(I2C1)
#define I2C1_SMB
                                         I2C_SMB_REG(I2C1)
#define I2C1_A2
                                         I2C_A2_REG(I2C1)
#define I2C1_SLTH
                                         I2C_SLTH_REG(I2C1)
                                         I2C_SLTL_REG(I2C1)
#define I2C1_SLTL
/*!
* @}
*/ /* end of group I2C_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group I2C_Peripheral_Access_Layer */
/* ------
  -- LLWU Peripheral Access Layer
  */
/*!
* @addtogroup LLWU_Peripheral_Access_Layer LLWU Peripheral Access Layer
*/
/** LLWU - Register Layout Typedef */
typedef struct {
  __IO uint8_t PE1;
                                          /**< LLWU Pin Enable 1 register,
offset: 0x0 */
                                          /**< LLWU Pin Enable 2 register,
  _IO uint8_t PE2;
offset: 0x1 */
  _IO uint8_t PE3;
                                          /**< LLWU Pin Enable 3 register,
offset: 0x2 */
  __IO uint8_t PE4;
                                          /**< LLWU Pin Enable 4 register,
offset: 0x3 */
  __IO uint8_t ME;
                                          /**< LLWU Module Enable
register, offset: 0x4 */
 ___IO uint8_t F1;
                                          /**< LLWU Flag 1 register,
offset: 0x5 */
                                          /** < LLWU Flag 2 register,
  __IO uint8_t F2;
offset: 0x6 */
                                          /**< LLWU Flag 3 register,
 offset: 0x7 */
  /**< LLWU Pin Filter 1 register,
offset: 0x8 */
                                          /**< LLWU Pin Filter 2 register,
  __IO uint8_t FILT2;
offset: 0x9 */
} LLWU_Type, *LLWU_MemMapPtr;
/* ------
  -- LLWU - Register accessor macros
  */
```

```
/*!
* @addtogroup LLWU_Register_Accessor_Macros LLWU - Register accessor macros
*/
/* LLWU - Register accessors */
#define LLWU_PE1_REG(base)
                                                ((base)->PE1)
#define LLWU_PE2_REG(base)
                                                ((base)->PE2)
#define LLWU_PE3_REG(base)
                                                ((base)->PE3)
#define LLWU_PE4_REG(base)
                                                ((base)->PE4)
#define LLWU_ME_REG(base)
                                                ((base)->ME)
#define LLWU_F1_REG(base)
                                                ((base)->F1)
#define LLWU_F2_REG(base)
                                                ((base)->F2)
#define LLWU_F3_REG(base)
                                                ((base)->F3)
#define LLWU_FILT1_REG(base)
                                                ((base)->FILT1)
#define LLWU_FILT2_REG(base)
                                                ((base)->FILT2)
/*!
* @}
*/ /* end of group LLWU_Register_Accessor_Macros */
/* ------
   -- LLWU Register Masks
* @addtogroup LLWU_Register_Masks LLWU Register Masks
* @{
*/
/* PE1 Bit Fields */
#define LLWU_PE1_WUPE0_MASK
                                                0x3u
#define LLWU_PE1_WUPE0_SHIFT
                                                0
#define LLWU_PE1_WUPE0_WIDTH
                                                2
#define LLWU_PE1_WUPE0(x)
                                                (((uint8_t)(((uint8_t)
(x))<<LLWU_PE1_WUPE0_SHIFT))&LLWU_PE1_WUPE0_MASK)
#define LLWU_PE1_WUPE1_MASK
                                                0xCu
#define LLWU_PE1_WUPE1_SHIFT
                                                2
#define LLWU_PE1_WUPE1_WIDTH
#define LLWU_PE1_WUPE1(x)
                                                (((uint8_t)(((uint8_t)
(x))<<LLWU_PE1_WUPE1_SHIFT))&LLWU_PE1_WUPE1_MASK)
#define LLWU_PE1_WUPE2_MASK
                                                0x30u
#define LLWU_PE1_WUPE2_SHIFT
                                                4
#define LLWU_PE1_WUPE2_WIDTH
#define LLWU_PE1_WUPE2(x)
                                                (((uint8_t)(((uint8_t)
(x))<<LLWU_PE1_WUPE2_SHIFT))&LLWU_PE1_WUPE2_MASK)
#define LLWU_PE1_WUPE3_MASK
                                                0xC0u
#define LLWU_PE1_WUPE3_SHIFT
                                                6
#define LLWU_PE1_WUPE3_WIDTH
                                                2
#define LLWU PE1 WUPE3(x)
                                                (((uint8_t)(((uint8_t)
(x))<<LLWU_PE1_WUPE3_SHIFT))&LLWU_PE1_WUPE3_MASK)</pre>
/* PE2 Bit Fields */
#define LLWU_PE2_WUPE4_MASK
                                                0x3u
#define LLWU_PE2_WUPE4_SHIFT
                                                0
#define LLWU_PE2_WUPE4_WIDTH
#define LLWU_PE2_WUPE4(x)
                                                (((uint8_t)(((uint8_t)
```

```
(x))<<LLWU_PE2_WUPE4_SHIFT))&LLWU_PE2_WUPE4_MASK)
#define LLWU_PE2_WUPE5_MASK
                                                  0xCu
#define LLWU_PE2_WUPE5_SHIFT
                                                  2
#define LLWU_PE2_WUPE5_WIDTH
                                                  2
#define LLWU PE2 WUPE5(x)
                                                  (((uint8_t)((uint8_t)
(x))<<LLWU PE2 WUPE5 SHIFT))&LLWU PE2 WUPE5 MASK)
#define LLWU_PE2_WUPE6_MASK
                                                  0x30u
#define LLWU_PE2_WUPE6_SHIFT
#define LLWU_PE2_WUPE6_WIDTH
#define LLWU_PE2_WUPE6(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<LLWU_PE2_WUPE6_SHIFT))&LLWU_PE2_WUPE6_MASK)
                                                  0xC0u
#define LLWU_PE2_WUPE7_MASK
#define LLWU_PE2_WUPE7_SHIFT
                                                  6
#define LLWU_PE2_WUPE7_WIDTH
                                                  2
#define LLWU_PE2_WUPE7(x)
                                                  (((uint8_t)((uint8_t)
(x))<<LLWU_PE2_WUPE7_SHIFT))&LLWU_PE2_WUPE7_MASK)
/* PE3 Bit Fields */
#define LLWU_PE3_WUPE8_MASK
                                                  0x3u
#define LLWU_PE3_WUPE8_SHIFT
                                                  0
#define LLWU PE3 WUPE8 WIDTH
#define LLWU_PE3_WUPE8(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<LLWU_PE3_WUPE8_SHIFT))&LLWU_PE3_WUPE8_MASK)
#define LLWU_PE3_WUPE9_MASK
                                                  0xCu
#define LLWU_PE3_WUPE9_SHIFT
                                                  2
#define LLWU_PE3_WUPE9_WIDTH
#define LLWU_PE3_WUPE9(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<LLWU_PE3_WUPE9_SHIFT))&LLWU_PE3_WUPE9_MASK)
#define LLWU_PE3_WUPE10_MASK
                                                  0x30u
#define LLWU_PE3_WUPE10_SHIFT
                                                  4
#define LLWU_PE3_WUPE10_WIDTH
                                                  2
#define LLWU_PE3_WUPE10(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<LLWU_PE3_WUPE10_SHIFT))&LLWU_PE3_WUPE10_MASK)
#define LLWU PE3 WUPE11 MASK
                                                  0xC0u
#define LLWU_PE3_WUPE11_SHIFT
#define LLWU_PE3_WUPE11_WIDTH
#define LLWU PE3 WUPE11(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<LLWU_PE3_WUPE11_SHIFT))&LLWU_PE3_WUPE11_MASK)
/* PE4 Bit Fields */
#define LLWU_PE4_WUPE12_MASK
                                                  0x3u
#define LLWU_PE4_WUPE12_SHIFT
                                                  0
#define LLWU_PE4_WUPE12_WIDTH
                                                  2
#define LLWU_PE4_WUPE12(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<LLWU_PE4_WUPE12_SHIFT))&LLWU_PE4_WUPE12_MASK)
#define LLWU_PE4_WUPE13_MASK
                                                  0xCu
#define LLWU_PE4_WUPE13_SHIFT
                                                  2
#define LLWU_PE4_WUPE13_WIDTH
#define LLWU_PE4_WUPE13(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<LLWU_PE4_WUPE13_SHIFT))&LLWU_PE4_WUPE13_MASK)
#define LLWU_PE4_WUPE14_MASK
                                                  0x30u
#define LLWU_PE4_WUPE14_SHIFT
                                                  4
#define LLWU_PE4_WUPE14_WIDTH
                                                  2
#define LLWU_PE4_WUPE14(x)
                                                  (((uint8_t)((uint8_t)
(x))<<LLWU_PE4_WUPE14_SHIFT))&LLWU_PE4_WUPE14_MASK)
#define LLWU_PE4_WUPE15_MASK
                                                  0xC0u
#define LLWU_PE4_WUPE15_SHIFT
                                                  6
#define LLWU_PE4_WUPE15_WIDTH
                                                  2
#define LLWU_PE4_WUPE15(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<LLWU_PE4_WUPE15_SHIFT))&LLWU_PE4_WUPE15_MASK)
/* ME Bit Fields */
```

```
#define LLWU_ME_WUME0_MASK
                                                   0x1u
#define LLWU_ME_WUME0_SHIFT
                                                   0
#define LLWU_ME_WUME0_WIDTH
#define LLWU_ME_WUME0(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_ME_WUME0_SHIFT))&LLWU_ME_WUME0_MASK)
#define LLWU ME WUME1 MASK
                                                   0x2u
#define LLWU_ME_WUME1_SHIFT
                                                   1
#define LLWU_ME_WUME1_WIDTH
#define LLWU_ME_WUME1(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_ME_WUME1_SHIFT))&LLWU_ME_WUME1_MASK)</pre>
#define LLWU_ME_WUME2_MASK
                                                   0x4u
                                                   2
#define LLWU_ME_WUME2_SHIFT
#define LLWU ME WUME2 WIDTH
                                                   1
#define LLWU_ME_WUME2(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_ME_WUME2_SHIFT))&LLWU_ME_WUME2_MASK)</pre>
#define LLWU_ME_WUME3_MASK
                                                   0x8u
#define LLWU_ME_WUME3_SHIFT
                                                   3
#define LLWU_ME_WUME3_WIDTH
                                                   1
#define LLWU_ME_WUME3(x)
                                                   (((uint8_t)((uint8_t)
(x))<<LLWU_ME_WUME3_SHIFT))&LLWU_ME_WUME3_MASK)
#define LLWU_ME_WUME4_MASK
                                                   0x10u
#define LLWU_ME_WUME4_SHIFT
                                                   4
#define LLWU_ME_WUME4_WIDTH
#define LLWU_ME_WUME4(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_ME_WUME4_SHIFT))&LLWU_ME_WUME4_MASK)</pre>
#define LLWU_ME_WUME5_MASK
                                                   0x20u
#define LLWU_ME_WUME5_SHIFT
                                                   5
#define LLWU_ME_WUME5_WIDTH
                                                   1
#define LLWU_ME_WUME5(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_ME_WUME5_SHIFT))&LLWU_ME_WUME5_MASK)</pre>
#define LLWU_ME_WUME6_MASK
                                                   0x40u
#define LLWU_ME_WUME6_SHIFT
                                                   6
#define LLWU_ME_WUME6_WIDTH
#define LLWU_ME_WUME6(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_ME_WUME6_SHIFT))&LLWU_ME_WUME6_MASK)
#define LLWU ME WUME7 MASK
                                                   0x80u
                                                   7
#define LLWU_ME_WUME7_SHIFT
#define LLWU_ME_WUME7_WIDTH
#define LLWU_ME_WUME7(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_ME_WUME7_SHIFT))&LLWU_ME_WUME7_MASK)
/* F1 Bit Fields */
#define LLWU_F1_WUF0_MASK
                                                   0x1u
#define LLWU F1 WUF0 SHIFT
#define LLWU_F1_WUF0_WIDTH
#define LLWU_F1_WUF0(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F1_WUF0_SHIFT))&LLWU_F1_WUF0_MASK)
#define LLWU_F1_WUF1_MASK
                                                   0x2u
#define LLWU_F1_WUF1_SHIFT
                                                   1
#define LLWU_F1_WUF1_WIDTH
#define LLWU_F1_WUF1(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F1_WUF1_SHIFT))&LLWU_F1_WUF1_MASK)</pre>
#define LLWU_F1_WUF2_MASK
                                                   0x4u
#define LLWU F1 WUF2 SHIFT
                                                   2
#define LLWU_F1_WUF2_WIDTH
                                                   1
#define LLWU_F1_WUF2(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F1_WUF2_SHIFT))&LLWU_F1_WUF2_MASK)
#define LLWU_F1_WUF3_MASK
                                                   0x8u
#define LLWU_F1_WUF3_SHIFT
                                                   3
#define LLWU_F1_WUF3_WIDTH
                                                   1
```

```
#define LLWU_F1_WUF3(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F1_WUF3_SHIFT))&LLWU_F1_WUF3_MASK)
#define LLWU F1 WUF4 MASK
                                                   0x10u
#define LLWU_F1_WUF4_SHIFT
                                                   4
#define LLWU F1 WUF4 WIDTH
#define LLWU F1 WUF4(x)
                                                   (((uint8_t)((uint8_t)
(x))<<LLWU_F1_WUF4_SHIFT))&LLWU_F1_WUF4_MASK)</pre>
#define LLWU_F1_WUF5_MASK
                                                   0x20u
#define LLWU_F1_WUF5_SHIFT
                                                   5
#define LLWU_F1_WUF5_WIDTH
                                                   1
#define LLWU_F1_WUF5(x)
                                                   (((uint8_t)((uint8_t)
(x))<<LLWU_F1_WUF5_SHIFT))&LLWU_F1_WUF5_MASK)
#define LLWU F1 WUF6 MASK
                                                   0x40u
#define LLWU_F1_WUF6_SHIFT
                                                   6
#define LLWU_F1_WUF6_WIDTH
                                                   1
#define LLWU_F1_WUF6(x)
                                                   (((uint8_t)((uint8_t)
(x))<<LLWU_F1_WUF6_SHIFT))&LLWU_F1_WUF6_MASK)
#define LLWU_F1_WUF7_MASK
                                                   0x80u
#define LLWU_F1_WUF7_SHIFT
                                                   7
#define LLWU F1 WUF7 WIDTH
#define LLWU_F1_WUF7(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F1_WUF7_SHIFT))&LLWU_F1_WUF7_MASK)</pre>
/* F2 Bit Fields */
#define LLWU_F2_WUF8_MASK
                                                   0x1u
#define LLWU_F2_WUF8_SHIFT
                                                   0
#define LLWU_F2_WUF8_WIDTH
                                                   1
#define LLWU_F2_WUF8(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F2_WUF8_SHIFT))&LLWU_F2_WUF8_MASK)
#define LLWU_F2_WUF9_MASK
                                                   0x2u
#define LLWU_F2_WUF9_SHIFT
                                                   1
#define LLWU_F2_WUF9_WIDTH
                                                   1
#define LLWU_F2_WUF9(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F2_WUF9_SHIFT))&LLWU_F2_WUF9_MASK)
#define LLWU_F2_WUF10_MASK
                                                   0x4u
#define LLWU_F2_WUF10_SHIFT
                                                   2
#define LLWU F2 WUF10 WIDTH
                                                   (((uint8_t)(((uint8_t)
#define LLWU_F2_WUF10(x)
(x))<<LLWU_F2_WUF10_SHIFT))&LLWU_F2_WUF10_MASK)</pre>
#define LLWU_F2_WUF11_MASK
                                                   0x8u
#define LLWU_F2_WUF11_SHIFT
                                                   3
#define LLWU_F2_WUF11_WIDTH
                                                   1
#define LLWU_F2_WUF11(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F2_WUF11_SHIFT))&LLWU_F2_WUF11_MASK)
#define LLWU_F2_WUF12_MASK
                                                   0x10u
#define LLWU_F2_WUF12_SHIFT
                                                   4
#define LLWU_F2_WUF12_WIDTH
#define LLWU_F2_WUF12(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F2_WUF12_SHIFT))&LLWU_F2_WUF12_MASK)
#define LLWU_F2_WUF13_MASK
                                                   0x20u
#define LLWU_F2_WUF13_SHIFT
                                                   5
#define LLWU_F2_WUF13_WIDTH
#define LLWU_F2_WUF13(x)
                                                   (((uint8_t)((uint8_t)
(x))<<LLWU_F2_WUF13_SHIFT))&LLWU_F2_WUF13_MASK)
#define LLWU_F2_WUF14_MASK
                                                   0x40u
#define LLWU_F2_WUF14_SHIFT
                                                   6
#define LLWU_F2_WUF14_WIDTH
                                                   1
#define LLWU_F2_WUF14(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F2_WUF14_SHIFT))&LLWU_F2_WUF14_MASK)</pre>
#define LLWU_F2_WUF15_MASK
                                                   0x80u
```

```
#define LLWU_F2_WUF15_SHIFT
                                                   7
#define LLWU_F2_WUF15_WIDTH
                                                   1
#define LLWU_F2_WUF15(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F2_WUF15_SHIFT))&LLWU_F2_WUF15_MASK)
/* F3 Bit Fields */
#define LLWU F3 MWUF0 MASK
                                                   0x1u
#define LLWU F3 MWUF0 SHIFT
                                                   0
#define LLWU_F3_MWUF0_WIDTH
                                                   1
#define LLWU_F3_MWUF0(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F3_MWUF0_SHIFT))&LLWU_F3_MWUF0_MASK)</pre>
#define LLWU_F3_MWUF1_MASK
                                                   0x2u
#define LLWU_F3_MWUF1_SHIFT
                                                   1
#define LLWU F3 MWUF1 WIDTH
                                                   1
#define LLWU_F3_MWUF1(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F3_MWUF1_SHIFT))&LLWU_F3_MWUF1_MASK)</pre>
#define LLWU_F3_MWUF2_MASK
                                                   0x4u
#define LLWU_F3_MWUF2_SHIFT
                                                   2
#define LLWU_F3_MWUF2_WIDTH
#define LLWU_F3_MWUF2(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F3_MWUF2_SHIFT))&LLWU_F3_MWUF2_MASK)
#define LLWU_F3_MWUF3_MASK
                                                   0x8u
#define LLWU_F3_MWUF3_SHIFT
                                                   3
#define LLWU_F3_MWUF3_WIDTH
#define LLWU_F3_MWUF3(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F3_MWUF3_SHIFT))&LLWU_F3_MWUF3_MASK)
#define LLWU_F3_MWUF4_MASK
                                                   0x10u
#define LLWU_F3_MWUF4_SHIFT
                                                   4
#define LLWU_F3_MWUF4_WIDTH
                                                   1
#define LLWU_F3_MWUF4(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F3_MWUF4_SHIFT))&LLWU_F3_MWUF4_MASK)</pre>
#define LLWU_F3_MWUF5_MASK
                                                   0x20u
#define LLWU_F3_MWUF5_SHIFT
                                                   5
#define LLWU F3 MWUF5 WIDTH
#define LLWU_F3_MWUF5(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F3_MWUF5_SHIFT))&LLWU_F3_MWUF5_MASK)</pre>
#define LLWU F3 MWUF6 MASK
                                                   0x40u
#define LLWU_F3_MWUF6_SHIFT
                                                   6
#define LLWU_F3_MWUF6_WIDTH
#define LLWU_F3_MWUF6(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F3_MWUF6_SHIFT))&LLWU_F3_MWUF6_MASK)
#define LLWU_F3_MWUF7_MASK
                                                   0x80u
#define LLWU_F3_MWUF7_SHIFT
                                                   7
#define LLWU_F3_MWUF7_WIDTH
#define LLWU_F3_MWUF7(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_F3_MWUF7_SHIFT))&LLWU_F3_MWUF7_MASK)</pre>
/* FILT1 Bit Fields */
#define LLWU_FILT1_FILTSEL_MASK
                                                   0xFu
#define LLWU_FILT1_FILTSEL_SHIFT
                                                   0
#define LLWU_FILT1_FILTSEL_WIDTH
#define LLWU FILT1 FILTSEL(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_FILT1_FILTSEL_SHIFT))&LLWU_FILT1_FILTSEL_MASK)</pre>
#define LLWU_FILT1_FILTE_MASK
                                                   0x60u
#define LLWU FILT1 FILTE SHIFT
                                                   5
#define LLWU_FILT1_FILTE_WIDTH
                                                   2
#define LLWU_FILT1_FILTE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<LLWU_FILT1_FILTE_SHIFT))&LLWU_FILT1_FILTE_MASK)</pre>
#define LLWU_FILT1_FILTF_MASK
                                                   0x80u
#define LLWU_FILT1_FILTF_SHIFT
                                                   7
#define LLWU_FILT1_FILTF_WIDTH
                                                   1
```

```
#define LLWU_FILT1_FILTF(x)
                                                (((uint8_t)((uint8_t)
(x))<<LLWU_FILT1_FILTF_SHIFT))&LLWU_FILT1_FILTF_MASK)
/* FILT2 Bit Fields */
#define LLWU_FILT2_FILTSEL_MASK
                                                0xFu
#define LLWU_FILT2_FILTSEL_SHIFT
                                                0
#define LLWU FILT2 FILTSEL WIDTH
                                                4
#define LLWU_FILT2_FILTSEL(x)
                                                (((uint8_t)(((uint8_t)
(x))<<LLWU_FILT2_FILTSEL_SHIFT))&LLWU_FILT2_FILTSEL_MASK)</pre>
#define LLWU_FILT2_FILTE_MASK
                                                0x60u
#define LLWU_FILT2_FILTE_SHIFT
#define LLWU_FILT2_FILTE_WIDTH
                                                2
#define LLWU_FILT2_FILTE(x)
                                                (((uint8_t)((uint8_t)
(x))<<LLWU_FILT2_FILTE_SHIFT))&LLWU_FILT2_FILTE_MASK)</pre>
#define LLWU_FILT2_FILTF_MASK
                                                0x80u
#define LLWU_FILT2_FILTF_SHIFT
#define LLWU_FILT2_FILTF_WIDTH
                                                (((uint8_t)(((uint8_t)
#define LLWU_FILT2_FILTF(x)
(x))<<LLWU_FILT2_FILTF_SHIFT))&LLWU_FILT2_FILTF_MASK)</pre>
/*!
* @}
*/ /* end of group LLWU_Register_Masks */
/* LLWU - Peripheral instance base addresses */
/** Peripheral LLWU base address */
#define LLWU BASE
                                                (0x4007C000u)
/** Peripheral LLWU base pointer */
                                                ((LLWU_Type *)LLWU_BASE)
#define LLWU
#define LLWU BASE PTR
                                                (LLWU)
/** Array initializer of LLWU peripheral base addresses */
#define LLWU_BASE_ADDRS
                                                { LLWU_BASE }
/** Array initializer of LLWU peripheral base pointers */
#define LLWU BASE PTRS
                                                { LLWU }
/* -----
   -- LLWU - Register accessor macros
 * @addtogroup LLWU_Register_Accessor_Macros LLWU - Register accessor macros
* @{
*/
/* LLWU - Register instance definitions */
/* LLWU */
#define LLWU_PE1
                                                LLWU_PE1_REG(LLWU)
#define LLWU_PE2
                                                LLWU_PE2_REG(LLWU)
#define LLWU PE3
                                                LLWU PE3 REG(LLWU)
#define LLWU_PE4
                                                LLWU PE4 REG(LLWU)
#define LLWU ME
                                                LLWU_ME_REG(LLWU)
#define LLWU F1
                                                LLWU F1 REG(LLWU)
#define LLWU F2
                                                LLWU_F2_REG(LLWU)
#define LLWU_F3
                                                LLWU_F3_REG(LLWU)
#define LLWU_FILT1
                                                LLWU_FILT1_REG(LLWU)
#define LLWU FILT2
                                                LLWU_FILT2_REG(LLWU)
/*!
```

```
*/ /* end of group LLWU_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group LLWU_Peripheral_Access_Layer */
  -- LPTMR Peripheral Access Layer
  */
 * @addtogroup LPTMR_Peripheral_Access_Layer LPTMR                            Peripheral Access Layer
* @{
*/
/** LPTMR - Register Layout Typedef */
typedef struct {
 __IO uint32_t CSR;
                                        /**< Low Power Timer Control
Status Register, offset: 0x0 */
__IO uint32_t PSR;
                                        /**< Low Power Timer Prescale
Register, offset: 0x4 */
                                        /**< Low Power Timer Compare
 __IO uint32_t CMR;
Register, offset: 0x8 */
 __IO uint32_t CNR;
                                        /**< Low Power Timer Counter
Register, offset: 0xC */
} LPTMR_Type, *LPTMR_MemMapPtr;
-- LPTMR - Register accessor macros
  */
* @addtogroup LPTMR_Register_Accessor_Macros LPTMR - Register accessor macros
* @{
*/
/* LPTMR - Register accessors */
#define LPTMR_CSR_REG(base)
                                      ((base)->CSR)
                                      ((base)->PSR)
#define LPTMR_PSR_REG(base)
                                      ((base)->CMR)
#define LPTMR_CMR_REG(base)
#define LPTMR_CNR_REG(base)
                                      ((base)->CNR)
/*!
* @}
*//* end of group LPTMR_Register_Accessor_Macros */
/* -----
  -- LPTMR Register Masks
  */
/*!
* @addtogroup LPTMR_Register_Masks LPTMR Register Masks
* @{
*/
```

```
/* CSR Bit Fields */
#define LPTMR_CSR_TEN_MASK
                                                  0x1u
#define LPTMR_CSR_TEN_SHIFT
                                                  0
#define LPTMR_CSR_TEN_WIDTH
#define LPTMR CSR TEN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<LPTMR_CSR_TEN_SHIFT))&LPTMR_CSR_TEN_MASK)
#define LPTMR_CSR_TMS_MASK
                                                  0x2u
#define LPTMR_CSR_TMS_SHIFT
                                                  1
#define LPTMR_CSR_TMS_WIDTH
                                                  1
#define LPTMR_CSR_TMS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<LPTMR_CSR_TMS_SHIFT))&LPTMR_CSR_TMS_MASK)</pre>
#define LPTMR CSR TFC MASK
                                                  0x4u
#define LPTMR_CSR_TFC_SHIFT
                                                  2
#define LPTMR_CSR_TFC_WIDTH
                                                  1
#define LPTMR_CSR_TFC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<LPTMR_CSR_TFC_SHIFT))&LPTMR_CSR_TFC_MASK)
#define LPTMR_CSR_TPP_MASK
                                                  0x8u
#define LPTMR_CSR_TPP_SHIFT
                                                  3
#define LPTMR CSR TPP WIDTH
#define LPTMR_CSR_TPP(x)
                                                  (((uint32_t)((uint32_t)
(x))<<LPTMR_CSR_TPP_SHIFT))&LPTMR_CSR_TPP_MASK)
#define LPTMR_CSR_TPS_MASK
                                                  0x30u
#define LPTMR_CSR_TPS_SHIFT
                                                  4
#define LPTMR_CSR_TPS_WIDTH
#define LPTMR_CSR_TPS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<LPTMR_CSR_TPS_SHIFT))&LPTMR_CSR_TPS_MASK)
#define LPTMR_CSR_TIE_MASK
                                                  0x40u
#define LPTMR_CSR_TIE_SHIFT
                                                  6
#define LPTMR_CSR_TIE_WIDTH
                                                  1
#define LPTMR_CSR_TIE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<LPTMR_CSR_TIE_SHIFT))&LPTMR_CSR_TIE_MASK)
#define LPTMR CSR TCF MASK
                                                  0x80u
#define LPTMR_CSR_TCF_SHIFT
                                                  7
#define LPTMR_CSR_TCF_WIDTH
                                                  1
#define LPTMR CSR TCF(x)
                                                  (((uint32_t)((uint32_t)
(x))<<LPTMR_CSR_TCF_SHIFT))&LPTMR_CSR_TCF_MASK)
/* PSR Bit Fields */
#define LPTMR_PSR_PCS_MASK
                                                  0x3u
#define LPTMR_PSR_PCS_SHIFT
                                                  0
#define LPTMR_PSR_PCS_WIDTH
                                                  2
#define LPTMR_PSR_PCS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<LPTMR_PSR_PCS_SHIFT))&LPTMR_PSR_PCS_MASK)
#define LPTMR_PSR_PBYP_MASK
                                                  0x4u
#define LPTMR_PSR_PBYP_SHIFT
                                                  2
#define LPTMR_PSR_PBYP_WIDTH
#define LPTMR_PSR_PBYP(x)
                                                  (((uint32_t)((uint32_t)
(x))<<LPTMR_PSR_PBYP_SHIFT))&LPTMR_PSR_PBYP_MASK)
#define LPTMR_PSR_PRESCALE_MASK
                                                  0x78u
#define LPTMR PSR PRESCALE SHIFT
                                                  3
#define LPTMR_PSR_PRESCALE_WIDTH
#define LPTMR_PSR_PRESCALE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<LPTMR PSR PRESCALE SHIFT))&LPTMR PSR PRESCALE MASK)
/* CMR Bit Fields */
#define LPTMR_CMR_COMPARE_MASK
                                                  0xFFFFu
#define LPTMR_CMR_COMPARE_SHIFT
#define LPTMR_CMR_COMPARE_WIDTH
                                                  16
#define LPTMR_CMR_COMPARE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<LPTMR_CMR_COMPARE_SHIFT))&LPTMR_CMR_COMPARE_MASK)
```

```
/* CNR Bit Fields */
#define LPTMR_CNR_COUNTER_MASK
                                        0xFFFFu
#define LPTMR_CNR_COUNTER_SHIFT
#define LPTMR_CNR_COUNTER_WIDTH
                                        16
#define LPTMR CNR COUNTER(x)
                                        (((uint32_t)((uint32_t)
(x))<<LPTMR CNR COUNTER SHIFT))&LPTMR CNR COUNTER MASK)
/* I
* @}
*//* end of group LPTMR_Register_Masks */
/* LPTMR - Peripheral instance base addresses */
/** Peripheral LPTMR0 base address */
#define LPTMR0_BASE
                                         (0x40040000u)
/** Peripheral LPTMR0 base pointer */
#define LPTMR0
                                         ((LPTMR_Type *)LPTMR0_BASE)
#define LPTMR0_BASE_PTR
                                         (LPTMR0)
/** Array initializer of LPTMR peripheral base addresses */
#define LPTMR BASE ADDRS
                                         { LPTMR0_BASE }
/** Array initializer of LPTMR peripheral base pointers */
#define LPTMR_BASE_PTRS
                                        { LPTMR0 }
/* -----
  -- LPTMR - Register accessor macros
  */
/*!
 * @addtogroup LPTMR_Register_Accessor_Macros LPTMR - Register accessor macros
* @{
*/
/* LPTMR - Register instance definitions */
/* LPTMR0 */
#define LPTMR0 CSR
                                        LPTMR CSR REG(LPTMR0)
#define LPTMR0 PSR
                                        LPTMR_PSR_REG(LPTMR0)
#define LPTMRO_CMR
                                        LPTMR_CMR_REG(LPTMR0)
#define LPTMRO_CNR
                                        LPTMR_CNR_REG(LPTMR0)
/*!
 * @}
*/ /* end of group LPTMR_Register_Accessor_Macros */
/*!
*/ /* end of group LPTMR_Peripheral_Access_Layer */
/* -----
  -- MCG Peripheral Access Layer
  */
 * @addtogroup MCG_Peripheral_Access_Layer MCG Peripheral Access Layer
* @{
 */
```

```
/** MCG - Register Layout Typedef */
typedef struct {
   /**< MCG Control 1 Register,
offset: 0x0 */
                                                    /** < MCG Control 2 Register,
  __IO uint8_t C2;
offset: 0x1 */
                                                    /**< MCG Control 3 Register,
  __IO uint8_t C3;
offset: 0x2 */
  __IO uint8_t C4;
                                                    /** < MCG Control 4 Register,
offset: 0x3 */
                                                    /**< MCG Control 5 Register,
  __IO uint8_t C5;
offset: 0x4 */
  __IO uint8_t C6;
                                                    /**< MCG Control 6 Register,
offset: 0x5 */
  __IO uint8_t S;
                                                    /** < MCG Status Register,
offset: 0x6 */
      uint8_t RESERVED_0[1];
  __IO uint8_t SC;
                                                    /**< MCG Status and Control
Register, offset: 0x8 */
       uint8_t RESERVED_1[1];
   _IO uint8_t ATCVH;
                                                    /** < MCG Auto Trim Compare Value
High Register, offset: 0xA */
  __IO uint8_t ATCVL;
                                                    /**< MCG Auto Trim Compare Value
Low Register, offset: 0xB */
  __I uint8_t C7;
                                                    /**< MCG Control 7 Register,
offset: 0xC */
                                                    /**< MCG Control 8 Register,
  __IO uint8_t C8;
offset: 0xD */
                                                    /**< MCG Control 9 Register,
  __I uint8_t C9;
offset: 0xE */
                                                    /**< MCG Control 10 Register,
  offset: 0xF */
} MCG_Type, *MCG_MemMapPtr;
   -- MCG - Register accessor macros
/*!
 * @addtogroup MCG_Register_Accessor_Macros MCG - Register accessor macros
 * @{
 */
/* MCG - Register accessors */
#define MCG_C1_REG(base)
                                                  ((base)->C1)
#define MCG_C2_REG(base)
                                                  ((base)->C2)
#define MCG_C3_REG(base)
                                                  ((base)->C3)
#define MCG_C4_REG(base)
                                                  ((base)->C4)
#define MCG C5 REG(base)
                                                  ((base)->C5)
#define MCG_C6_REG(base)
                                                  ((base)->C6)
#define MCG_S_REG(base)
                                                  ((base)->S)
#define MCG SC REG(base)
                                                  ((base)->SC)
#define MCG_ATCVH_REG(base)
                                                  ((base)->ATCVH)
#define MCG_ATCVL_REG(base)
                                                  ((base)->ATCVL)
#define MCG_C7_REG(base)
                                                  ((base)->C7)
#define MCG_C8_REG(base)
                                                  ((base)->C8)
#define MCG_C9_REG(base)
                                                  ((base)->C9)
#define MCG_C10_REG(base)
                                                  ((base)->C10)
```

```
/*!
 */ /* end of group MCG_Register_Accessor_Macros */
   -- MCG Register Masks
/*!
 * @addtogroup MCG_Register_Masks MCG Register Masks
 */
/* C1 Bit Fields */
#define MCG_C1_IREFSTEN_MASK
                                                   0x1u
#define MCG_C1_IREFSTEN_SHIFT
                                                   0
#define MCG_C1_IREFSTEN_WIDTH
#define MCG C1 IREFSTEN(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<MCG_C1_IREFSTEN_SHIFT))&MCG_C1_IREFSTEN_MASK)
#define MCG_C1_IRCLKEN_MASK
                                                   0x2u
#define MCG_C1_IRCLKEN_SHIFT
#define MCG_C1_IRCLKEN_WIDTH
                                                   1
#define MCG_C1_IRCLKEN(x)
                                                   (((uint8_t)(((uint8_t)
(x)) << MCG_C1_IRCLKEN_SHIFT)) & MCG_C1_IRCLKEN_MASK)
#define MCG_C1_IREFS_MASK
                                                   0x4u
#define MCG_C1_IREFS_SHIFT
                                                   2
#define MCG_C1_IREFS_WIDTH
#define MCG_C1_IREFS(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<MCG_C1_IREFS_SHIFT))&MCG_C1_IREFS_MASK)
#define MCG_C1_FRDIV_MASK
                                                   0x38u
#define MCG_C1_FRDIV_SHIFT
                                                   3
#define MCG_C1_FRDIV_WIDTH
#define MCG C1 FRDIV(x)
                                                   (((uint8_t)((uint8_t)
(x))<<MCG_C1_FRDIV_SHIFT))&MCG_C1_FRDIV_MASK)
#define MCG_C1_CLKS_MASK
                                                   0xC0u
#define MCG_C1_CLKS_SHIFT
                                                   6
#define MCG_C1_CLKS_WIDTH
                                                   2
                                                   (((uint8_t)(((uint8_t)
#define MCG_C1_CLKS(x)
(x)) << MCG_C1_CLKS_SHIFT)) & MCG_C1_CLKS_MASK)
/* C2 Bit Fields */
#define MCG_C2_IRCS_MASK
                                                   0x1u
#define MCG_C2_IRCS_SHIFT
                                                   0
#define MCG_C2_IRCS_WIDTH
                                                   1
#define MCG_C2_IRCS(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<MCG_C2_IRCS_SHIFT))&MCG_C2_IRCS_MASK)
#define MCG_C2_LP_MASK
                                                   0x2u
#define MCG_C2_LP_SHIFT
                                                   1
#define MCG_C2_LP_WIDTH
                                                   1
#define MCG_C2_LP(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<MCG_C2_LP_SHIFT))&MCG_C2_LP_MASK)
#define MCG C2 EREFS0 MASK
                                                   0x4u
#define MCG_C2_EREFS0_SHIFT
                                                   2
#define MCG_C2_EREFS0_WIDTH
#define MCG_C2_EREFS0(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<MCG_C2_EREFS0_SHIFT))&MCG_C2_EREFS0_MASK)</pre>
#define MCG_C2_HG00_MASK
                                                   0x8u
#define MCG_C2_HG00_SHIFT
                                                   3
```

```
#define MCG_C2_HG00_WIDTH
#define MCG_C2_HG00(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C2_HG00_SHIFT))&MCG_C2_HG00_MASK)
#define MCG_C2_RANGEO_MASK
                                                  0x30u
#define MCG_C2_RANGEO_SHIFT
                                                  4
                                                  2
#define MCG C2 RANGEO WIDTH
#define MCG C2 RANGEO(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C2_RANGEO_SHIFT))&MCG_C2_RANGEO_MASK)
#define MCG_C2_LOCREO_MASK
                                                  0x80u
#define MCG_C2_LOCREO_SHIFT
                                                  7
#define MCG_C2_LOCREO_WIDTH
                                                  1
#define MCG_C2_LOCREO(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C2_LOCRE0_SHIFT))&MCG_C2_LOCRE0_MASK)
/* C3 Bit Fields */
#define MCG_C3_SCTRIM_MASK
                                                  0xFFu
#define MCG_C3_SCTRIM_SHIFT
                                                  0
#define MCG_C3_SCTRIM_WIDTH
                                                  8
#define MCG_C3_SCTRIM(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C3_SCTRIM_SHIFT))&MCG_C3_SCTRIM_MASK)
/* C4 Bit Fields */
#define MCG_C4_SCFTRIM_MASK
                                                  0x1u
#define MCG_C4_SCFTRIM_SHIFT
                                                  0
#define MCG_C4_SCFTRIM_WIDTH
#define MCG_C4_SCFTRIM(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C4_SCFTRIM_SHIFT))&MCG_C4_SCFTRIM_MASK)
#define MCG_C4_FCTRIM_MASK
                                                  0x1Eu
#define MCG_C4_FCTRIM_SHIFT
                                                  1
#define MCG_C4_FCTRIM_WIDTH
                                                  4
#define MCG_C4_FCTRIM(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C4_FCTRIM_SHIFT))&MCG_C4_FCTRIM_MASK)</pre>
#define MCG_C4_DRST_DRS_MASK
                                                  0x60u
#define MCG_C4_DRST_DRS_SHIFT
                                                  5
#define MCG_C4_DRST_DRS_WIDTH
#define MCG_C4_DRST_DRS(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C4_DRST_DRS_SHIFT))&MCG_C4_DRST_DRS_MASK)
#define MCG C4 DMX32 MASK
                                                  0x80u
#define MCG_C4_DMX32_SHIFT
                                                  7
#define MCG_C4_DMX32_WIDTH
#define MCG_C4_DMX32(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C4_DMX32_SHIFT))&MCG_C4_DMX32_MASK)
/* C5 Bit Fields */
#define MCG_C5_PRDIV0_MASK
                                                  0x1Fu
#define MCG C5 PRDIV0 SHIFT
#define MCG_C5_PRDIVO_WIDTH
#define MCG_C5_PRDIVO(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C5_PRDIV0_SHIFT))&MCG_C5_PRDIV0_MASK)
#define MCG_C5_PLLSTENO_MASK
                                                  0x20u
#define MCG_C5_PLLSTENO_SHIFT
                                                  5
#define MCG_C5_PLLSTENO_WIDTH
#define MCG C5 PLLSTENO(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C5_PLLSTENO_SHIFT))&MCG_C5_PLLSTENO_MASK)
#define MCG_C5_PLLCLKENO_MASK
                                                  0x40u
#define MCG C5 PLLCLKEN0 SHIFT
                                                  6
#define MCG_C5_PLLCLKENO_WIDTH
                                                  1
#define MCG_C5_PLLCLKENO(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C5_PLLCLKEN0_SHIFT))&MCG_C5_PLLCLKEN0_MASK)
/* C6 Bit Fields */
#define MCG_C6_VDIV0_MASK
                                                  0x1Fu
#define MCG_C6_VDIV0_SHIFT
                                                  0
```

```
#define MCG_C6_VDIV0_WIDTH
#define MCG_C6_VDIV0(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C6_VDIV0_SHIFT))&MCG_C6_VDIV0_MASK)
#define MCG_C6_CME0_MASK
                                                  0x20u
#define MCG_C6_CME0_SHIFT
                                                  5
#define MCG C6 CME0 WIDTH
#define MCG_C6_CME0(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C6_CME0_SHIFT))&MCG_C6_CME0_MASK)
#define MCG_C6_PLLS_MASK
                                                  0x40u
#define MCG_C6_PLLS_SHIFT
                                                  6
#define MCG_C6_PLLS_WIDTH
                                                  1
#define MCG_C6_PLLS(x)
                                                  (((uint8_t)((uint8_t)
(x))<<MCG_C6_PLLS_SHIFT))&MCG_C6_PLLS_MASK)
#define MCG_C6_LOLIEO_MASK
                                                  0x80u
#define MCG_C6_LOLIE0_SHIFT
                                                  7
#define MCG_C6_LOLIE0_WIDTH
                                                  1
#define MCG_C6_LOLIE0(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C6_LOLIE0_SHIFT))&MCG_C6_LOLIE0_MASK)
/* S Bit Fields */
#define MCG_S_IRCST_MASK
                                                  0x1u
#define MCG_S_IRCST_SHIFT
                                                  0
#define MCG_S_IRCST_WIDTH
                                                  1
#define MCG_S_IRCST(x)
                                                  (((uint8_t)((uint8_t)
(x))<<MCG_S_IRCST_SHIFT))&MCG_S_IRCST_MASK)
#define MCG_S_OSCINITO_MASK
                                                  0x2u
#define MCG_S_OSCINITO_SHIFT
                                                  1
#define MCG_S_OSCINITO_WIDTH
#define MCG_S_OSCINITO(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_S_OSCINITO_SHIFT))&MCG_S_OSCINITO_MASK)
#define MCG_S_CLKST_MASK
                                                  0xCu
#define MCG_S_CLKST_SHIFT
                                                  2
#define MCG_S_CLKST_WIDTH
#define MCG_S_CLKST(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_S_CLKST_SHIFT))&MCG_S_CLKST_MASK)
#define MCG_S_IREFST_MASK
                                                  0x10u
#define MCG_S_IREFST_SHIFT
                                                  4
#define MCG_S_IREFST_WIDTH
                                                  1
#define MCG_S_IREFST(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_S_IREFST_SHIFT))&MCG_S_IREFST_MASK)
#define MCG_S_PLLST_MASK
                                                  0x20u
#define MCG_S_PLLST_SHIFT
                                                  5
#define MCG_S_PLLST_WIDTH
#define MCG_S_PLLST(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_S_PLLST_SHIFT))&MCG_S_PLLST_MASK)
                                                  0x40u
#define MCG_S_LOCKO_MASK
#define MCG_S_LOCKO_SHIFT
                                                  6
#define MCG_S_LOCKO_WIDTH
#define MCG_S_LOCKO(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_S_LOCKO_SHIFT))&MCG_S_LOCKO_MASK)
#define MCG_S_LOLSO_MASK
                                                  0x80u
#define MCG_S_LOLSO_SHIFT
                                                  7
#define MCG_S_LOLSO_WIDTH
                                                  1
#define MCG_S_LOLSO(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_S_LOLSO_SHIFT))&MCG_S_LOLSO_MASK)
/* SC Bit Fields */
#define MCG_SC_LOCSO_MASK
                                                  0x1u
#define MCG_SC_LOCS0_SHIFT
                                                  0
#define MCG_SC_LOCSO_WIDTH
                                                  1
#define MCG_SC_LOCSO(x)
                                                  (((uint8_t)(((uint8_t)
```

```
(x))<<MCG_SC_LOCSO_SHIFT))&MCG_SC_LOCSO_MASK)
#define MCG_SC_FCRDIV_MASK
                                                  0xEu
#define MCG_SC_FCRDIV_SHIFT
                                                  1
#define MCG_SC_FCRDIV_WIDTH
                                                  3
#define MCG_SC_FCRDIV(x)
                                                  (((uint8_t)((uint8_t)
(x))<<MCG SC FCRDIV SHIFT))&MCG SC FCRDIV MASK)
#define MCG_SC_FLTPRSRV_MASK
                                                  0x10u
#define MCG_SC_FLTPRSRV_SHIFT
                                                  4
#define MCG_SC_FLTPRSRV_WIDTH
#define MCG_SC_FLTPRSRV(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_SC_FLTPRSRV_SHIFT))&MCG_SC_FLTPRSRV_MASK)
#define MCG_SC_ATMF_MASK
                                                  0x20u
#define MCG SC ATMF SHIFT
                                                  5
#define MCG_SC_ATMF_WIDTH
#define MCG_SC_ATMF(x)
                                                  (((uint8_t)((uint8_t)
(x))<<MCG_SC_ATMF_SHIFT))&MCG_SC_ATMF_MASK)
#define MCG_SC_ATMS_MASK
                                                  0x40u
#define MCG_SC_ATMS_SHIFT
                                                  6
#define MCG_SC_ATMS_WIDTH
                                                  1
#define MCG SC ATMS(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_SC_ATMS_SHIFT))&MCG_SC_ATMS_MASK)
#define MCG_SC_ATME_MASK
                                                  0x80u
#define MCG_SC_ATME_SHIFT
                                                  7
#define MCG_SC_ATME_WIDTH
                                                  1
#define MCG_SC_ATME(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_SC_ATME_SHIFT))&MCG_SC_ATME_MASK)
/* ATCVH Bit Fields */
#define MCG_ATCVH_ATCVH_MASK
                                                  0xFFu
#define MCG_ATCVH_ATCVH_SHIFT
                                                  0
#define MCG_ATCVH_ATCVH_WIDTH
                                                  8
#define MCG_ATCVH_ATCVH(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_ATCVH_ATCVH_SHIFT))&MCG_ATCVH_ATCVH_MASK)
/* ATCVL Bit Fields */
#define MCG_ATCVL_ATCVL_MASK
                                                  0xFFu
#define MCG_ATCVL_ATCVL_SHIFT
                                                  0
#define MCG ATCVL ATCVL WIDTH
#define MCG_ATCVL_ATCVL(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_ATCVL_ATCVL_SHIFT))&MCG_ATCVL_ATCVL_MASK)
/* C8 Bit Fields */
#define MCG_C8_LOLRE_MASK
                                                  0x40u
#define MCG_C8_LOLRE_SHIFT
                                                  6
#define MCG_C8_LOLRE_WIDTH
                                                  1
#define MCG C8 LOLRE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<MCG_C8_LOLRE_SHIFT))&MCG_C8_LOLRE_MASK)</pre>
/*!
 */ /* end of group MCG_Register_Masks */
/* MCG - Peripheral instance base addresses */
/** Peripheral MCG base address */
#define MCG BASE
                                                  (0x40064000u)
/** Peripheral MCG base pointer */
#define MCG
                                                  ((MCG_Type *)MCG_BASE)
#define MCG_BASE_PTR
                                                  (MCG)
/** Array initializer of MCG peripheral base addresses */
#define MCG_BASE_ADDRS
                                                  { MCG_BASE }
/** Array initializer of MCG peripheral base pointers */
```

```
#define MCG_BASE_PTRS
                                           { MCG }
/* -----
  -- MCG - Register accessor macros
  */
 * @addtogroup MCG_Register_Accessor_Macros MCG - Register accessor macros
* @{
/* MCG - Register instance definitions */
/* MCG */
#define MCG_C1
                                           MCG_C1_REG(MCG)
#define MCG_C2
                                           MCG_C2_REG(MCG)
#define MCG_C3
                                           MCG_C3_REG(MCG)
#define MCG_C4
                                           MCG_C4_REG(MCG)
#define MCG_C5
                                           MCG_C5_REG(MCG)
#define MCG C6
                                           MCG C6 REG(MCG)
#define MCG_S
                                           MCG_S_REG(MCG)
#define MCG_SC
                                           MCG_SC_REG(MCG)
#define MCG ATCVH
                                           MCG_ATCVH_REG(MCG)
#define MCG_ATCVL
                                           MCG_ATCVL_REG(MCG)
#define MCG_C7
                                           MCG_C7_REG(MCG)
#define MCG_C8
                                           MCG_C8_REG(MCG)
#define MCG_C9
                                           MCG_C9_REG(MCG)
#define MCG_C10
                                           MCG_C10_REG(MCG)
/*!
* @}
*/ /* end of group MCG_Register_Accessor_Macros */
/* MCG C2[EREFS] backward compatibility */
#define MCG_C2_EREFS_MASK (MCG_C2_EREFS0_MASK)
#define MCG_C2_EREFS_SHIFT
                              (MCG C2 EREFS0 SHIFT)
#define MCG_C2_EREFS_WIDTH
                              (MCG_C2_EREFS0_WIDTH)
#define MCG_C2_EREFS(x)
                              (MCG_C2_EREFSO(x))
/* MCG C2[HG0] backward compatibility */
#define MCG_C2_HGO_MASK (MCG_C2_HGOO_MASK)
                          (MCG_C2_HG00_SHIFŤ)
(MCG_C2_HG00_WIDTH)
#define MCG_C2_HGO_SHIFT
#define MCG_C2_HGO_WIDTH
#define MCG_C2_HGO(x)
                            (MCG_C2_HG00(x))
/* MCG C2[RANGE] backward compatibility */
#define MCG_C2_RANGE_MASK
                        (MCG_C2_RANGE0_MASK)
                         (MCG_C2_RANGE0_SHIFŤ)
(MCG_C2_RANGE0_WIDTH)
#define MCG_C2_RANGE_SHIFT
#define MCG_C2_RANGE_WIDTH
#define MCG C2 RANGE(x)
                             (MCG C2 RANGEO(x))
/*!
*/ /* end of group MCG_Peripheral_Access_Layer */
/* -----
  -- MCM Peripheral Access Layer
```

```
* @addtogroup MCM_Peripheral_Access_Layer MCM Peripheral Access Layer
* @{
*/
/** MCM - Register Layout Typedef */
typedef struct {
      uint8_t RESERVED_0[8];
   _I uint16_t PLASC;
                                                 /**< Crossbar Switch (AXBS)
Slave Configuration, offset: 0x8 */
  __I uint16_t PLAMC;
                                                 /**< Crossbar Switch (AXBS)</pre>
Master Configuration, offset: 0xA */
 __IO uint32_t PLACR;
                                                 /**< Platform Control Register,
offset: 0xC */
      uint8_t RESERVED_1[48];
  __IO uint32_t CPO;
                                                 /**< Compute Operation Control
Register, offset: 0x40 */
} MCM_Type, *MCM_MemMapPtr;
   -- MCM - Register accessor macros
   */
/*!
 * @addtogroup MCM_Register_Accessor_Macros MCM - Register accessor macros
*/
/* MCM - Register accessors */
#define MCM_PLASC_REG(base)
                                               ((base)->PLASC)
#define MCM_PLAMC_REG(base)
                                               ((base)->PLAMC)
#define MCM_PLACR_REG(base)
                                               ((base)->PLACR)
#define MCM CPO REG(base)
                                               ((base)->CPO)
/*!
* @}
*/ /* end of group MCM_Register_Accessor_Macros */
   -- MCM Register Masks
 * @addtogroup MCM_Register_Masks MCM Register Masks
* @{
*/
/* PLASC Bit Fields */
#define MCM PLASC ASC MASK
                                               0xFFu
#define MCM_PLASC_ASC_SHIFT
#define MCM_PLASC_ASC_WIDTH
#define MCM_PLASC_ASC(x)
                                               (((uint16_t)((uint16_t)
(x))<<MCM_PLASC_ASC_SHIFT))&MCM_PLASC_ASC_MASK)</pre>
/* PLAMC Bit Fields */
#define MCM_PLAMC_AMC_MASK
                                               0xFFu
```

```
#define MCM_PLAMC_AMC_SHIFT
                                                  0
#define MCM_PLAMC_AMC_WIDTH
                                                  8
#define MCM_PLAMC_AMC(x)
                                                  (((uint16_t)((uint16_t)
(x))<<MCM_PLAMC_AMC_SHIFT))&MCM_PLAMC_AMC_MASK)
/* PLACR Bit Fields */
#define MCM PLACR ARB MASK
                                                  0x200u
#define MCM PLACR ARB SHIFT
                                                  9
#define MCM_PLACR_ARB_WIDTH
                                                  1
#define MCM_PLACR_ARB(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MCM_PLACR_ARB_SHIFT))&MCM_PLACR_ARB_MASK)
#define MCM_PLACR_CFCC_MASK
                                                  0x400u
#define MCM_PLACR_CFCC_SHIFT
                                                  10
#define MCM PLACR CFCC WIDTH
                                                  1
#define MCM_PLACR_CFCC(x)
                                                  (((uint32_t)((uint32_t)
(x)) << MCM_PLACR_CFCC_SHIFT)) & MCM_PLACR_CFCC_MASK)
#define MCM_PLACR_DFCDA_MASK
                                                  0x800u
#define MCM_PLACR_DFCDA_SHIFT
                                                  11
#define MCM_PLACR_DFCDA_WIDTH
                                                  (((uint32_t)((uint32_t)
#define MCM_PLACR_DFCDA(x)
(x))<<MCM PLACR DFCDA SHIFT))&MCM PLACR DFCDA MASK)
#define MCM_PLACR_DFCIC_MASK
                                                  0x1000u
#define MCM_PLACR_DFCIC_SHIFT
                                                  12
#define MCM_PLACR_DFCIC_WIDTH
#define MCM_PLACR_DFCIC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MCM_PLACR_DFCIC_SHIFT))&MCM_PLACR_DFCIC_MASK)
#define MCM_PLACR_DFCC_MASK
                                                  0x2000u
#define MCM_PLACR_DFCC_SHIFT
                                                  13
#define MCM_PLACR_DFCC_WIDTH
                                                  1
#define MCM_PLACR_DFCC(x)
                                                  (((uint32_t)((uint32_t)
(x)) << MCM_PLACR_DFCC_SHIFT)) & MCM_PLACR_DFCC_MASK)
#define MCM_PLACR_EFDS_MASK
                                                  0x4000u
#define MCM_PLACR_EFDS_SHIFT
                                                  14
#define MCM_PLACR_EFDS_WIDTH
#define MCM_PLACR_EFDS(x)
                                                  (((uint32_t)((uint32_t)
(x)) << MCM_PLACR_EFDS_SHIFT)) & MCM_PLACR_EFDS_MASK)
#define MCM PLACR DFCS MASK
                                                  0x8000u
#define MCM_PLACR_DFCS_SHIFT
                                                  15
#define MCM_PLACR_DFCS_WIDTH
#define MCM_PLACR_DFCS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MCM_PLACR_DFCS_SHIFT))&MCM_PLACR_DFCS_MASK)
#define MCM_PLACR_ESFC_MASK
                                                  0x10000u
#define MCM_PLACR_ESFC_SHIFT
                                                  16
#define MCM_PLACR_ESFC_WIDTH
#define MCM_PLACR_ESFC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MCM_PLACR_ESFC_SHIFT))&MCM_PLACR_ESFC_MASK)
/* CPO Bit Fields */
#define MCM_CPO_CPOREQ_MASK
                                                  0x1u
#define MCM_CPO_CPOREQ_SHIFT
                                                  0
#define MCM_CPO_CPOREQ_WIDTH
#define MCM CPO CPOREO(x)
                                                  (((uint32_t)((uint32_t)
(x)) << MCM_CPO_CPOREQ_SHIFT)) & MCM_CPO_CPOREQ_MASK)
#define MCM_CPO_CPOACK_MASK
                                                  0x2u
#define MCM CPO CPOACK SHIFT
                                                  1
#define MCM_CPO_CPOACK_WIDTH
                                                  1
#define MCM_CPO_CPOACK(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MCM_CPO_CPOACK_SHIFT))&MCM_CPO_CPOACK_MASK)
#define MCM_CPO_CPOWOI_MASK
                                                  0x4u
#define MCM_CPO_CPOWOI_SHIFT
                                                  2
#define MCM_CPO_CPOWOI_WIDTH
                                                  1
```

```
#define MCM_CPO_CPOWOI(x)
                                               (((uint32_t)((uint32_t)
(x)) << MCM_CPO_CPOWOI_SHIFT)) & MCM_CPO_CPOWOI_MASK)
/*!
* @}
 */ /* end of group MCM_Register_Masks */
/* MCM - Peripheral instance base addresses */
/** Peripheral MCM base address */
#define MCM_BASE
                                               (0xF0003000u)
/** Peripheral MCM base pointer */
#define MCM
                                               ((MCM_Type *)MCM_BASE)
#define MCM_BASE_PTR
                                               (MCM)
/** Array initializer of MCM peripheral base addresses */
#define MCM_BASE_ADDRS
                                               { MCM_BASE }
/** Array initializer of MCM peripheral base pointers */
#define MCM_BASE_PTRS
                                               { MCM }
   -- MCM - Register accessor macros
   */
/*!
 * @addtogroup MCM_Register_Accessor_Macros MCM - Register accessor macros
* @{
 */
/* MCM - Register instance definitions */
/* MCM */
#define MCM_PLASC
                                               MCM_PLASC_REG(MCM)
#define MCM_PLAMC
                                               MCM_PLAMC_REG(MCM)
#define MCM_PLACR
                                               MCM_PLACR_REG(MCM)
#define MCM CPO
                                               MCM CPO REG(MCM)
/*!
*/ /* end of group MCM_Register_Accessor_Macros */
/*!
 * @}
*/ /* end of group MCM_Peripheral_Access_Layer */
   -- MTB Peripheral Access Layer
 * @addtogroup MTB_Peripheral_Access_Layer MTB Peripheral Access Layer
* @{
 */
/** MTB - Register Layout Typedef */
typedef struct {
 __IO uint32_t POSITION;
                                                 /**< MTB Position Register,
offset: 0x0 */
```

```
/** < MTB Master Register,
   _IO uint32_t MASTER;
offset: 0x4 */
  IO uint32 t FLOW;
                                                 /**< MTB Flow Register, offset:
0x8 */
                                                 /**< MTB Base Register, offset:</pre>
 __I uint32_t BASE;
0xC */
      uint8_t RESERVED_0[3824];
   _I uint32_t MODECTRL;
                                                 /**< Integration Mode Control</pre>
Register, offset: 0xF00 */
      uint8_t RESERVED_1[156];
                                                 /** < Claim TAG Set Register,
   _I uint32_t TAGSET;
offset: 0xFA0 */
  __I uint32_t TAGCLEAR;
                                                 /** < Claim TAG Clear Register,
offset: 0xFA4 */
      uint8_t RESERVED_2[8];
  _I uint32_t LOCKACCESS;
                                                 /**< Lock Access Register,
offset: 0xFB0 */
  _I uint32_t LOCKSTAT;
                                                 /** Lock Status Register,
offset: 0xFB4 */
 __I uint32_t AUTHSTAT;
                                                 /**< Authentication Status
Register, offset: 0xFB8 */
 __I uint32_t DEVICEARCH;
                                                 /**< Device Architecture
Register, offset: 0xFBC */
      uint8_t RESERVED_3[8];
  _I uint32_t DEVICECFG;
                                                 /**< Device Configuration
Register, offset: 0xFC8 */
 __I uint32_t DEVICETYPID;
                                                 /**< Device Type Identifier
Register, offset: 0xFCC */
 __I uint32_t PERIPHID[8];
                                                 /**< Peripheral ID Register,
array offset: 0xFD0, array step: 0x4 */
 __I uint32_t COMPID[4];
                                                 /** < Component ID Register,
array offset: 0xFF0, array step: 0x4 */
} MTB_Type, *MTB_MemMapPtr;
/* -----
   -- MTB - Register accessor macros
                                    */
/*!
 * @addtogroup MTB_Register_Accessor_Macros MTB - Register accessor macros
*/
/* MTB - Register accessors */
#define MTB_POSITION_REG(base)
                                               ((base)->POSITION)
#define MTB_MASTER_REG(base)
                                               ((base)->MASTER)
#define MTB_FLOW_REG(base)
                                               ((base)->FLOW)
#define MTB_BASE_REG(base)
                                               ((base)->BASE)
#define MTB MODECTRL REG(base)
                                               ((base)->MODECTRL)
#define MTB_TAGSET_REG(base)
                                               ((base)->TAGSET)
#define MTB_TAGCLEAR_REG(base)
                                               ((base)->TAGCLEAR)
#define MTB LOCKACCESS REG(base)
                                               ((base)->LOCKACCESS)
#define MTB_LOCKSTAT_REG(base)
                                               ((base)->LOCKSTAT)
#define MTB_AUTHSTAT_REG(base)
                                               ((base)->AUTHSTAT)
#define MTB_DEVICEARCH_REG(base)
                                               ((base)->DEVICEARCH)
#define MTB_DEVICECFG_REG(base)
                                               ((base)->DEVICECFG)
#define MTB_DEVICETYPID_REG(base)
                                               ((base)->DEVICETYPID)
#define MTB_PERIPHID_REG(base,index)
                                               ((base)->PERIPHID[index])
```

```
#define MTB_PERIPHID_COUNT
                                                  ((base)->COMPID[index])
#define MTB_COMPID_REG(base,index)
#define MTB_COMPID_COUNT
/*!
 * @}
 */ /* end of group MTB_Register_Accessor_Macros */
   -- MTB Register Masks
 * @addtogroup MTB_Register_Masks MTB Register Masks
 * @{
 */
/* POSITION Bit Fields */
#define MTB POSITION WRAP MASK
                                                  0x4u
#define MTB_POSITION_WRAP_SHIFT
                                                  2
#define MTB_POSITION_WRAP_WIDTH
#define MTB_POSITION_WRAP(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_POSITION_WRAP_SHIFT))&MTB_POSITION_WRAP_MASK)
#define MTB_POSITION_POINTER_MASK
                                                 0xFFFFFF8u
#define MTB_POSITION_POINTER_SHIFT
                                                  3
#define MTB_POSITION_POINTER_WIDTH
                                                 29
#define MTB_POSITION_POINTER(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_POSITION_POINTER_SHIFT))&MTB_POSITION_POINTER_MASK)
/* MASTER Bit Fields */
                                                  0x1Fu
#define MTB_MASTER_MASK_MASK
#define MTB_MASTER_MASK_SHIFT
#define MTB MASTER MASK WIDTH
#define MTB_MASTER_MASK(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_MASTER_MASK_SHIFT))&MTB_MASTER_MASK_MASK)
#define MTB_MASTER_TSTARTEN_MASK
                                                  0x20u
                                                  5
#define MTB_MASTER_TSTARTEN_SHIFT
#define MTB_MASTER_TSTARTEN_WIDTH
#define MTB_MASTER_TSTARTEN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_MASTER_TSTARTEN_SHIFT))&MTB_MASTER_TSTARTEN_MASK)
#define MTB_MASTER_TSTOPEN_MASK
                                                 0x40u
#define MTB_MASTER_TSTOPEN_SHIFT
                                                  6
#define MTB_MASTER_TSTOPEN_WIDTH
#define MTB_MASTER_TSTOPEN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_MASTER_TSTOPEN_SHIFT))&MTB_MASTER_TSTOPEN_MASK)
#define MTB_MASTER_SFRWPRIV_MASK
                                                 0x80u
#define MTB_MASTER_SFRWPRIV_SHIFT
#define MTB_MASTER_SFRWPRIV_WIDTH
#define MTB_MASTER_SFRWPRIV(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_MASTER_SFRWPRIV_SHIFT))&MTB_MASTER_SFRWPRIV_MASK)
                                                 0x100u
#define MTB_MASTER_RAMPRIV_MASK
#define MTB_MASTER_RAMPRIV_SHIFT
                                                  8
#define MTB MASTER RAMPRIV WIDTH
#define MTB_MASTER_RAMPRIV(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_MASTER_RAMPRIV_SHIFT))&MTB_MASTER_RAMPRIV_MASK)
#define MTB_MASTER_HALTREQ_MASK
                                                 0x200u
#define MTB_MASTER_HALTREQ_SHIFT
                                                 9
#define MTB_MASTER_HALTREQ_WIDTH
#define MTB_MASTER_HALTREQ(x)
                                                  (((uint32_t)((uint32_t)
```

```
(x))<<MTB_MASTER_HALTREQ_SHIFT))&MTB_MASTER_HALTREQ_MASK)
#define MTB_MASTER_EN_MASK
                                                 0x80000000u
#define MTB MASTER EN SHIFT
                                                  31
#define MTB_MASTER_EN_WIDTH
#define MTB_MASTER_EN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB MASTER EN SHIFT))&MTB MASTER EN MASK)
/* FLOW Bit Fields */
#define MTB_FLOW_AUTOSTOP_MASK
                                                 0x1u
#define MTB_FLOW_AUTOSTOP_SHIFT
                                                 0
#define MTB_FLOW_AUTOSTOP_WIDTH
                                                  1
#define MTB_FLOW_AUTOSTOP(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_FLOW_AUTOSTOP_SHIFT))&MTB_FLOW_AUTOSTOP_MASK)</pre>
#define MTB FLOW AUTOHALT MASK
                                                 0x2u
#define MTB_FLOW_AUTOHALT_SHIFT
                                                  1
#define MTB_FLOW_AUTOHALT_WIDTH
                                                  1
#define MTB_FLOW_AUTOHALT(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_FLOW_AUTOHALT_SHIFT))&MTB_FLOW_AUTOHALT_MASK)
#define MTB_FLOW_WATERMARK_MASK
                                                 0xFFFFFF8u
#define MTB_FLOW_WATERMARK_SHIFT
#define MTB FLOW WATERMARK WIDTH
#define MTB_FLOW_WATERMARK(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_FLOW_WATERMARK_SHIFT))&MTB_FLOW_WATERMARK_MASK)
/* BASE Bit Fields */
#define MTB_BASE_BASEADDR_MASK
                                                 0xFFFFFFFu
#define MTB_BASE_BASEADDR_SHIFT
                                                 Θ
#define MTB_BASE_BASEADDR_WIDTH
                                                 32
#define MTB_BASE_BASEADDR(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_BASE_BASEADDR_SHIFT))&MTB_BASE_BASEADDR_MASK)
/* MODECTRL Bit Fields */
#define MTB_MODECTRL_MODECTRL_MASK
                                                 0xFFFFFFFu
#define MTB_MODECTRL_MODECTRL_SHIFT
                                                 Θ
#define MTB_MODECTRL_MODECTRL_WIDTH
                                                 32
#define MTB_MODECTRL_MODECTRL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_MODECTRL_MODECTRL_SHIFT))&MTB_MODECTRL_MODECTRL_MASK)
/* TAGSET Bit Fields */
#define MTB_TAGSET_TAGSET_MASK
                                                  0xFFFFFFFu
#define MTB_TAGSET_TAGSET_SHIFT
                                                 0
#define MTB_TAGSET_TAGSET_WIDTH
                                                 32
#define MTB_TAGSET_TAGSET(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_TAGSET_TAGSET_SHIFT))&MTB_TAGSET_TAGSET_MASK)
/* TAGCLEAR Bit Fields */
#define MTB_TAGCLEAR_TAGCLEAR_MASK
                                                 0xFFFFFFFu
#define MTB_TAGCLEAR_TAGCLEAR_SHIFT
#define MTB_TAGCLEAR_TAGCLEAR_WIDTH
                                                 32
#define MTB_TAGCLEAR_TAGCLEAR(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_TAGCLEAR_TAGCLEAR_SHIFT))&MTB_TAGCLEAR_TAGCLEAR_MASK)
/* LOCKACCESS Bit Fields */
#define MTB_LOCKACCESS_LOCKACCESS_MASK
                                                 0xFFFFFFFu
#define MTB_LOCKACCESS_LOCKACCESS_SHIFT
                                                 0
#define MTB_LOCKACCESS_LOCKACCESS_WIDTH
                                                 32
#define MTB_LOCKACCESS_LOCKACCESS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_LOCKACCESS_LOCKACCESS_SHIFT))&MTB_LOCKACCESS_LOCKACCESS_MASK)
/* LOCKSTAT Bit Fields */
#define MTB_LOCKSTAT_LOCKSTAT_MASK
                                                 0xFFFFFFFu
#define MTB_LOCKSTAT_LOCKSTAT_SHIFT
                                                 0
#define MTB_LOCKSTAT_LOCKSTAT_WIDTH
                                                 32
#define MTB_LOCKSTAT_LOCKSTAT(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_LOCKSTAT_LOCKSTAT_SHIFT))&MTB_LOCKSTAT_LOCKSTAT_MASK)
/* AUTHSTAT Bit Fields */
```

```
#define MTB_AUTHSTAT_BIT0_MASK
                                                  0x1u
#define MTB_AUTHSTAT_BIT0_SHIFT
#define MTB_AUTHSTAT_BIT0_WIDTH
#define MTB_AUTHSTAT_BITO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_AUTHSTAT_BIT0_SHIFT))&MTB_AUTHSTAT_BIT0_MASK)
#define MTB AUTHSTAT BIT1 MASK
                                                  0x2u
#define MTB_AUTHSTAT_BIT1_SHIFT
                                                  1
#define MTB_AUTHSTAT_BIT1_WIDTH
#define MTB_AUTHSTAT_BIT1(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_AUTHSTAT_BIT1_SHIFT))&MTB_AUTHSTAT_BIT1_MASK)</pre>
#define MTB_AUTHSTAT_BIT2_MASK
                                                  0x4u
#define MTB_AUTHSTAT_BIT2_SHIFT
                                                  2
#define MTB_AUTHSTAT_BIT2_WIDTH
                                                  1
#define MTB_AUTHSTAT_BIT2(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_AUTHSTAT_BIT2_SHIFT))&MTB_AUTHSTAT_BIT2_MASK)
#define MTB_AUTHSTAT_BIT3_MASK
                                                  0x8u
#define MTB_AUTHSTAT_BIT3_SHIFT
#define MTB_AUTHSTAT_BIT3_WIDTH
#define MTB_AUTHSTAT_BIT3(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_AUTHSTAT_BIT3_SHIFT))&MTB_AUTHSTAT_BIT3_MASK)
/* DEVICEARCH Bit Fields */
#define MTB_DEVICEARCH_DEVICEARCH_MASK
                                                  0xFFFFFFFu
#define MTB_DEVICEARCH_DEVICEARCH_SHIFT
                                                  0
#define MTB_DEVICEARCH_DEVICEARCH_WIDTH
                                                  32
#define MTB_DEVICEARCH_DEVICEARCH(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_DEVICEARCH_DEVICEARCH_SHIFT))&MTB_DEVICEARCH_DEVICEARCH_MASK)
/* DEVICECFG Bit Fields */
                                                  0xFFFFFFFu
#define MTB_DEVICECFG_DEVICECFG_MASK
#define MTB_DEVICECFG_DEVICECFG_SHIFT
                                                  0
#define MTB_DEVICECFG_DEVICECFG_WIDTH
                                                  32
#define MTB_DEVICECFG_DEVICECFG(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_DEVICECFG_DEVICECFG_SHIFT))&MTB_DEVICECFG_DEVICECFG_MASK)
/* DEVICETYPID Bit Fields */
#define MTB_DEVICETYPID_DEVICETYPID_MASK
                                                  0xFFFFFFFu
#define MTB_DEVICETYPID_DEVICETYPID_SHIFT
                                                  0
#define MTB DEVICETYPID DEVICETYPID WIDTH
                                                  32
#define MTB_DEVICETYPID_DEVICETYPID(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_DEVICETYPID_DEVICETYPID_SHIFT))&MTB_DEVICETYPID_DEVICETYPID_MASK)
/* PERIPHID Bit Fields */
#define MTB_PERIPHID_PERIPHID_MASK
                                                  0xFFFFFFFu
#define MTB_PERIPHID_PERIPHID_SHIFT
                                                  Θ
#define MTB_PERIPHID_PERIPHID_WIDTH
                                                  32
#define MTB_PERIPHID_PERIPHID(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_PERIPHID_PERIPHID_SHIFT))&MTB_PERIPHID_PERIPHID_MASK)
/* COMPID Bit Fields */
#define MTB_COMPID_COMPID_MASK
                                                  0xFFFFFFFu
#define MTB_COMPID_COMPID_SHIFT
                                                  0
#define MTB_COMPID_COMPID_WIDTH
                                                  32
#define MTB_COMPID_COMPID(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTB_COMPID_COMPID_SHIFT))&MTB_COMPID_COMPID_MASK)</pre>
/*!
 * @}
 */ /* end of group MTB_Register_Masks */
/* MTB - Peripheral instance base addresses */
/** Peripheral MTB base address */
#define MTB_BASE
                                                  (0xF0000000u)
```

```
/** Peripheral MTB base pointer */
#define MTB
                                               ((MTB_Type *)MTB_BASE)
#define MTB BASE PTR
                                               (MTB)
/** Array initializer of MTB peripheral base addresses */
#define MTB BASE ADDRS
                                              { MTB_BASE }
/** Array initializer of MTB peripheral base pointers */
#define MTB BASE PTRS
                                              { MTB }
/* -----
  -- MTB - Register accessor macros
  */
/*!
 * @addtogroup MTB_Register_Accessor_Macros MTB - Register accessor macros
*/
/* MTB - Register instance definitions */
/* MTB */
#define MTB_POSITION
                                              MTB_POSITION_REG(MTB)
#define MTB_MASTER
                                              MTB_MASTER_REG(MTB)
#define MTB_FLOW
                                              MTB_FLOW_REG(MTB)
#define MTB_BASEr
                                              MTB_BASE_REG(MTB)
#define MTB_MODECTRL
                                              MTB_MODECTRL_REG(MTB)
#define MTB_TAGSET
                                              MTB_TAGSET_REG(MTB)
#define MTB_TAGCLEAR
                                              MTB_TAGCLEAR_REG(MTB)
#define MTB_LOCKACCESS
                                              MTB_LOCKACCESS_REG(MTB)
#define MTB_LOCKSTAT
                                              MTB_LOCKSTAT_REG(MTB)
#define MTB_AUTHSTAT
                                              MTB_AUTHSTAT_REG(MTB)
#define MTB_DEVICEARCH
                                              MTB_DEVICEARCH_REG(MTB)
#define MTB_DEVICECFG
                                              MTB_DEVICECFG_REG(MTB)
#define MTB_DEVICETYPID
                                              MTB_DEVICETYPID_REG(MTB)
#define MTB_PERIPHID4
                                              MTB_PERIPHID_REG(MTB, 0)
#define MTB PERIPHID5
                                              MTB_PERIPHID_REG(MTB, 1)
#define MTB PERIPHID6
                                              MTB PERIPHID REG(MTB, 2)
#define MTB_PERIPHID7
                                              MTB_PERIPHID_REG(MTB, 3)
#define MTB_PERIPHID0
                                              MTB_PERIPHID_REG(MTB, 4)
#define MTB_PERIPHID1
                                              MTB_PERIPHID_REG(MTB, 5)
#define MTB_PERIPHID2
                                              MTB_PERIPHID_REG(MTB, 6)
#define MTB_PERIPHID3
                                              MTB_PERIPHID_REG(MTB, 7)
#define MTB_COMPID0
                                              MTB_COMPID_REG(MTB, 0)
#define MTB COMPID1
                                              MTB COMPID REG(MTB, 1)
#define MTB COMPID2
                                              MTB_COMPID_REG(MTB, 2)
#define MTB_COMPID3
                                              MTB_COMPID_REG(MTB, 3)
/* MTB - Register array accessors */
                                              MTB_PERIPHID_REG(MTB, index)
#define MTB_PERIPHID(index)
#define MTB_COMPID(index)
                                              MTB_COMPID_REG(MTB, index)
/*!
* @}
*/ /* end of group MTB_Register_Accessor_Macros */
/*!
 * @}
*/ /* end of group MTB_Peripheral_Access_Layer */
```

```
-- MTBDWT Peripheral Access Layer
 * @addtogroup MTBDWT_Peripheral_Access_Layer MTBDWT Peripheral Access Layer
*/
/** MTBDWT - Register Layout Typedef */
typedef struct {
 __I uint32_t CTRL;
                                                  /**< MTB DWT Control Register,
offset: 0x0 */
      uint8_t RESERVED_0[28];
 struct {
                                                  /* offset: 0x20, array step:
0x10 */
    _IO uint32_t COMP;
                                                    /**< MTB_DWT Comparator
Register, array offset: 0x20, array step: 0x10 */
                                                    /**< MTB_DWT Comparator Mask
    __IO uint32_t MASK;
Register, array offset: 0x24, array step: 0x10 */
                                                    /**< MTB_DWT Comparator</pre>
    __IO uint32_t FCT;
Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28,
array step: 0x10 */
        uint8_t RESERVED_0[4];
  } COMPARATOR[2];
      uint8_t RESERVED_1[448];
  _IO uint32_t TBCTRL;
                                                  /**< MTB_DWT Trace Buffer
Control Register, offset: 0x200 */
      uint8_t RESERVED_2[3524];
  _I uint32_t DEVICECFG;
                                                  /**< Device Configuration</pre>
Register, offset: 0xFC8 */
 __I uint32_t DEVICETYPID;
                                                  /**< Device Type Identifier
Register, offset: 0xFCC */
 __I uint32_t PERIPHID[8];
                                                  /**< Peripheral ID Register,
array offset: 0xFD0, array step: 0x4 */
  _I uint32_t COMPID[4];
                                                  /**< Component ID Register,
array offset: 0xFF0, array step: 0x4 */
} MTBDWT_Type, *MTBDWT_MemMapPtr;
/* ------
   -- MTBDWT - Register accessor macros
 * @addtogroup MTBDWT_Register_Accessor_Macros MTBDWT - Register accessor macros
*/
/* MTBDWT - Register accessors */
#define MTBDWT_CTRL_REG(base)
                                                ((base)->CTRL)
#define MTBDWT_COMP_REG(base,index)
                                                ((base)->COMPARATOR[index].COMP)
#define MTBDWT_COMP_COUNT
#define MTBDWT_MASK_REG(base,index)
                                                ((base)->COMPARATOR[index].MASK)
#define MTBDWT_MASK_COUNT
#define MTBDWT_FCT_REG(base,index)
                                                ((base)->COMPARATOR[index].FCT)
#define MTBDWT_FCT_COUNT
#define MTBDWT_TBCTRL_REG(base)
                                                ((base)->TBCTRL)
```

```
#define MTBDWT_DEVICECFG_REG(base)
                                                  ((base)->DEVICECFG)
#define MTBDWT_DEVICETYPID_REG(base)
                                                  ((base)->DEVICETYPID)
#define MTBDWT_PERIPHID_REG(base,index)
                                                  ((base)->PERIPHID[index])
#define MTBDWT_PERIPHID_COUNT
#define MTBDWT_COMPID_REG(base,index)
                                                  ((base)->COMPID[index])
#define MTBDWT COMPID COUNT
/*!
 * @}
 */ /* end of group MTBDWT_Register_Accessor_Macros */
   -- MTBDWT Register Masks
 * @addtogroup MTBDWT_Register_Masks MTBDWT Register Masks
 * @{
 */
/* CTRL Bit Fields */
#define MTBDWT_CTRL_DWTCFGCTRL_MASK
                                                  0xFFFFFFu
#define MTBDWT_CTRL_DWTCFGCTRL_SHIFT
                                                  0
#define MTBDWT_CTRL_DWTCFGCTRL_WIDTH
                                                  28
#define MTBDWT_CTRL_DWTCFGCTRL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTBDWT_CTRL_DWTCFGCTRL_SHIFT))&MTBDWT_CTRL_DWTCFGCTRL_MASK)
#define MTBDWT_CTRL_NUMCMP_MASK
                                                 0xF0000000u
#define MTBDWT_CTRL_NUMCMP_SHIFT
                                                  28
#define MTBDWT_CTRL_NUMCMP_WIDTH
#define MTBDWT_CTRL_NUMCMP(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTBDWT_CTRL_NUMCMP_SHIFT))&MTBDWT_CTRL_NUMCMP_MASK)
/* COMP Bit Fields */
#define MTBDWT_COMP_COMP_MASK
                                                  0xFFFFFFFu
#define MTBDWT_COMP_COMP_SHIFT
                                                  0
#define MTBDWT_COMP_COMP_WIDTH
                                                  32
#define MTBDWT_COMP_COMP(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTBDWT_COMP_COMP_SHIFT))&MTBDWT_COMP_COMP_MASK)
/* MASK Bit Fields */
#define MTBDWT_MASK_MASK_MASK
                                                  0x1Fu
#define MTBDWT_MASK_MASK_SHIFT
                                                  0
#define MTBDWT_MASK_MASK_WIDTH
#define MTBDWT_MASK_MASK(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTBDWT_MASK_MASK_SHIFT))&MTBDWT_MASK_MASK_MASK)
/* FCT Bit Fields */
#define MTBDWT_FCT_FUNCTION_MASK
                                                  0xFu
#define MTBDWT_FCT_FUNCTION_SHIFT
                                                  0
#define MTBDWT_FCT_FUNCTION_WIDTH
#define MTBDWT_FCT_FUNCTION(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTBDWT_FCT_FUNCTION_SHIFT))&MTBDWT_FCT_FUNCTION_MASK)
#define MTBDWT_FCT_DATAVMATCH_MASK
                                                 0x100u
#define MTBDWT_FCT_DATAVMATCH_SHIFT
                                                  8
#define MTBDWT FCT DATAVMATCH WIDTH
#define MTBDWT_FCT_DATAVMATCH(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTBDWT_FCT_DATAVMATCH_SHIFT))&MTBDWT_FCT_DATAVMATCH_MASK)
#define MTBDWT_FCT_DATAVSIZE_MASK
                                                 0xC00u
#define MTBDWT_FCT_DATAVSIZE_SHIFT
                                                 10
#define MTBDWT_FCT_DATAVSIZE_WIDTH
#define MTBDWT_FCT_DATAVSIZE(x)
                                                  (((uint32_t)((uint32_t)
```

```
(x))<<MTBDWT_FCT_DATAVSIZE_SHIFT))&MTBDWT_FCT_DATAVSIZE_MASK)
#define MTBDWT_FCT_DATAVADDR0_MASK
                                                  0xF000u
#define MTBDWT_FCT_DATAVADDR0_SHIFT
                                                  12
#define MTBDWT_FCT_DATAVADDR0_WIDTH
#define MTBDWT_FCT_DATAVADDR0(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTBDWT_FCT_DATAVADDR0_SHIFT))&MTBDWT_FCT_DATAVADDR0_MASK)</pre>
#define MTBDWT_FCT_MATCHED_MASK
                                                  0x1000000u
#define MTBDWT_FCT_MATCHED_SHIFT
                                                  24
#define MTBDWT_FCT_MATCHED_WIDTH
#define MTBDWT_FCT_MATCHED(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTBDWT_FCT_MATCHED_SHIFT))&MTBDWT_FCT_MATCHED_MASK)
/* TBCTRL Bit Fields */
#define MTBDWT TBCTRL ACOMPO MASK
                                                  0x1u
#define MTBDWT_TBCTRL_ACOMPO_SHIFT
                                                  0
#define MTBDWT_TBCTRL_ACOMPO_WIDTH
                                                  1
#define MTBDWT_TBCTRL_ACOMP0(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTBDWT_TBCTRL_ACOMP0_SHIFT))&MTBDWT_TBCTRL_ACOMP0_MASK)
#define MTBDWT_TBCTRL_ACOMP1_MASK
                                                  0x2u
#define MTBDWT_TBCTRL_ACOMP1_SHIFT
#define MTBDWT TBCTRL ACOMP1 WIDTH
#define MTBDWT_TBCTRL_ACOMP1(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTBDWT_TBCTRL_ACOMP1_SHIFT))&MTBDWT_TBCTRL_ACOMP1_MASK)
#define MTBDWT_TBCTRL_NUMCOMP_MASK
                                                  0xF0000000u
#define MTBDWT_TBCTRL_NUMCOMP_SHIFT
                                                  28
#define MTBDWT_TBCTRL_NUMCOMP_WIDTH
#define MTBDWT_TBCTRL_NUMCOMP(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTBDWT_TBCTRL_NUMCOMP_SHIFT))&MTBDWT_TBCTRL_NUMCOMP_MASK)
/* DEVICECFG Bit Fields */
#define MTBDWT_DEVICECFG_DEVICECFG_MASK
                                                  0xFFFFFFFu
#define MTBDWT_DEVICECFG_DEVICECFG_SHIFT
#define MTBDWT_DEVICECFG_DEVICECFG_WIDTH
                                                  32
#define MTBDWT_DEVICECFG_DEVICECFG(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTBDWT_DEVICECFG_DEVICECFG_SHIFT))&MTBDWT_DEVICECFG_DEVICECFG_MASK)
/* DEVICETYPID Bit Fields */
#define MTBDWT_DEVICETYPID_DEVICETYPID_MASK
                                                  0xFFFFFFFu
#define MTBDWT DEVICETYPID DEVICETYPID SHIFT
                                                  0
#define MTBDWT_DEVICETYPID_DEVICETYPID_WIDTH
                                                  32
#define MTBDWT_DEVICETYPID_DEVICETYPID(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT))&MTBDWT_DEVICETYPID_DEVICETYPID_MASK)
/* PERIPHID Bit Fields */
                                                  0xFFFFFFFu
#define MTBDWT_PERIPHID_PERIPHID_MASK
#define MTBDWT_PERIPHID_PERIPHID_SHIFT
                                                  0
#define MTBDWT_PERIPHID_PERIPHID_WIDTH
                                                  32
#define MTBDWT_PERIPHID_PERIPHID(x)
                                                  (((uint32_t)(((uint32_t)
(x))<<MTBDWT_PERIPHID_PERIPHID_SHIFT))&MTBDWT_PERIPHID_PERIPHID_MASK)
/* COMPID Bit Fields */
#define MTBDWT_COMPID_COMPID_MASK
                                                  0xFFFFFFFu
#define MTBDWT_COMPID_COMPID_SHIFT
                                                  0
#define MTBDWT_COMPID_COMPID_WIDTH
                                                  32
#define MTBDWT COMPID COMPID(x)
                                                  (((uint32_t)((uint32_t)
(x))<<MTBDWT_COMPID_COMPID_SHIFT))&MTBDWT_COMPID_COMPID_MASK)
/*!
 * @}
 */ /* end of group MTBDWT_Register_Masks */
/* MTBDWT - Peripheral instance base addresses */
/** Peripheral MTBDWT base address */
```

```
#define MTBDWT_BASE
                                                 (0xF0001000u)
/** Peripheral MTBDWT base pointer */
#define MTBDWT
                                                 ((MTBDWT_Type *)MTBDWT_BASE)
#define MTBDWT_BASE_PTR
                                                 (MTBDWT)
/** Array initializer of MTBDWT peripheral base addresses */
#define MTBDWT BASE ADDRS
                                                 { MTBDWT_BASE }
/** Array initializer of MTBDWT peripheral base pointers */
                                                { MTBDWT }
#define MTBDWT_BASE_PTRS
   -- MTBDWT - Register accessor macros
   */
 * @addtogroup MTBDWT_Register_Accessor_Macros MTBDWT - Register accessor macros
 * @{
 */
/* MTBDWT - Register instance definitions */
/* MTBDWT */
#define MTBDWT CTRL
                                                MTBDWT_CTRL_REG(MTBDWT)
#define MTBDWT COMP0
                                                MTBDWT_COMP_REG(MTBDWT, 0)
#define MTBDWT_MASK0
                                                MTBDWT_MASK_REG(MTBDWT, 0)
#define MTBDWT_FCT0
                                                MTBDWT_FCT_REG(MTBDWT, 0)
#define MTBDWT_COMP1
                                                MTBDWT_COMP_REG(MTBDWT, 1)
                                                MTBDWT_MASK_REG(MTBDWT, 1)
#define MTBDWT MASK1
#define MTBDWT_FCT1
                                                MTBDWT_FCT_REG(MTBDWT, 1)
#define MTBDWT_TBCTRL
                                                MTBDWT_TBCTRL_REG(MTBDWT)
#define MTBDWT_DEVICECFG
                                                MTBDWT_DEVICECFG_REG(MTBDWT)
#define MTBDWT_DEVICETYPID
                                                MTBDWT_DEVICETYPID_REG(MTBDWT)
#define MTBDWT_PERIPHID4
                                                MTBDWT_PERIPHID_REG(MTBDWT, 0)
#define MTBDWT_PERIPHID5
                                                MTBDWT_PERIPHID_REG(MTBDWT, 1)
#define MTBDWT PERIPHID6
                                                MTBDWT_PERIPHID_REG(MTBDWT, 2)
#define MTBDWT PERIPHID7
                                                MTBDWT_PERIPHID_REG(MTBDWT, 3)
#define MTBDWT PERIPHID0
                                                MTBDWT PERIPHID REG(MTBDWT, 4)
#define MTBDWT PERIPHID1
                                                MTBDWT_PERIPHID_REG(MTBDWT,5)
#define MTBDWT_PERIPHID2
                                                MTBDWT_PERIPHID_REG(MTBDWT, 6)
#define MTBDWT_PERIPHID3
                                                MTBDWT_PERIPHID_REG(MTBDWT, 7)
#define MTBDWT COMPIDO
                                                MTBDWT_COMPID_REG(MTBDWT, 0)
#define MTBDWT_COMPID1
                                                MTBDWT_COMPID_REG(MTBDWT, 1)
#define MTBDWT_COMPID2
                                                MTBDWT_COMPID_REG(MTBDWT, 2)
#define MTBDWT COMPID3
                                                MTBDWT_COMPID_REG(MTBDWT, 3)
/* MTBDWT - Register array accessors */
#define MTBDWT_COMP(index)
                                                MTBDWT_COMP_REG(MTBDWT,index)
#define MTBDWT_MASK(index)
                                                MTBDWT_MASK_REG(MTBDWT,index)
#define MTBDWT_FCT(index)
                                                MTBDWT_FCT_REG(MTBDWT, index)
#define MTBDWT_PERIPHID(index)
                                                MTBDWT_PERIPHID_REG(MTBDWT,index)
#define MTBDWT COMPID(index)
                                                MTBDWT COMPID REG(MTBDWT,index)
/*!
 */ /* end of group MTBDWT_Register_Accessor_Macros */
/*!
 */ /* end of group MTBDWT_Peripheral_Access_Layer */
```

```
-- NV Peripheral Access Layer
   -----*
 * @addtogroup NV_Peripheral_Access_Layer NV Peripheral Access Layer
* @{
/** NV - Register Layout Typedef */
typedef struct {
                                                /** < Backdoor Comparison Key 3.,
  _I uint8_t BACKKEY3;
offset: 0x0 */
  __I uint8_t BACKKEY2;
                                                /** < Backdoor Comparison Key 2.,
offset: 0x1 */
  _I uint8_t BACKKEY1;
                                                /** < Backdoor Comparison Key 1.,
offset: 0x2 */
  _I uint8_t BACKKEY0;
                                                /** < Backdoor Comparison Key 0.,
offset: 0x3 */
  __I uint8_t BACKKEY7;
                                                /** < Backdoor Comparison Key 7.,
offset: 0x4 */
                                                /** < Backdoor Comparison Key 6.,
  _I uint8_t BACKKEY6;
offset: 0x5 */
                                                /** < Backdoor Comparison Key 5.,
  __I uint8_t BACKKEY5;
offset: 0x6 */
  __I uint8_t BACKKEY4;
                                                /** < Backdoor Comparison Key 4.,
offset: 0x7 */
  __I uint8_t FPROT3;
                                                /**< Non-volatile P-Flash
Protection 1 - Low Register, offset: 0x8 */
                                                /**< Non-volatile P-Flash
 __I uint8_t FPROT2;
Protection 1 - High Register, offset: 0x9 */
 __I uint8_t FPROT1;
                                                /**< Non-volatile P-Flash
Protection 0 - Low Register, offset: 0xA */
                                                /**< Non-volatile P-Flash
  __I uint8_t FPROT0;
Protection 0 - High Register, offset: 0xB */
                                                /**< Non-volatile Flash Security
 __I uint8_t FSEC;
Register, offset: 0xC */
 __I uint8_t FOPT;
                                                /**< Non-volatile Flash Option
Register, offset: 0xD */
} NV_Type, *NV_MemMapPtr;
/* ------
  -- NV - Register accessor macros
 * @addtogroup NV_Register_Accessor_Macros NV - Register accessor macros
* @{
/* NV - Register accessors */
#define NV_BACKKEY3_REG(base)
                                              ((base)->BACKKEY3)
#define NV_BACKKEY2_REG(base)
                                              ((base)->BACKKEY2)
#define NV_BACKKEY1_REG(base)
                                              ((base)->BACKKEY1)
#define NV_BACKKEY0_REG(base)
                                              ((base)->BACKKEY0)
#define NV_BACKKEY7_REG(base)
                                              ((base)->BACKKEY7)
```

```
#define NV_BACKKEY6_REG(base)
                                                  ((base)->BACKKEY6)
#define NV_BACKKEY5_REG(base)
                                                  ((base)->BACKKEY5)
#define NV_BACKKEY4_REG(base)
                                                  ((base)->BACKKEY4)
#define NV_FPROT3_REG(base)
                                                  ((base)->FPROT3)
#define NV_FPROT2_REG(base)
                                                  ((base)->FPR0T2)
#define NV FPROT1 REG(base)
                                                  ((base)->FPROT1)
#define NV_FPROTO_REG(base)
                                                  ((base)->FPROT0)
#define NV_FSEC_REG(base)
                                                  ((base)->FSEC)
#define NV_FOPT_REG(base)
                                                  ((base)->FOPT)
/*!
 * @}
 */ /* end of group NV_Register_Accessor_Macros */
   -- NV Register Masks
 * @addtogroup NV_Register_Masks NV Register Masks
 * @{
/* BACKKEY3 Bit Fields */
#define NV_BACKKEY3_KEY_MASK
                                                  0xFFu
#define NV_BACKKEY3_KEY_SHIFT
                                                  0
#define NV_BACKKEY3_KEY_WIDTH
                                                  8
#define NV_BACKKEY3_KEY(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<NV_BACKKEY3_KEY_SHIFT))&NV_BACKKEY3_KEY_MASK)
/* BACKKEY2 Bit Fields */
#define NV_BACKKEY2_KEY_MASK
                                                  0xFFu
#define NV_BACKKEY2_KEY_SHIFT
                                                  0
#define NV_BACKKEY2_KEY_WIDTH
#define NV_BACKKEY2_KEY(x)
                                                  (((uint8_t)((uint8_t)
(x))<<NV_BACKKEY2_KEY_SHIFT))&NV_BACKKEY2_KEY_MASK)
/* BACKKEY1 Bit Fields */
#define NV_BACKKEY1_KEY_MASK
                                                  0xFFu
#define NV_BACKKEY1_KEY_SHIFT
                                                  0
#define NV_BACKKEY1_KEY_WIDTH
#define NV_BACKKEY1_KEY(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<NV_BACKKEY1_KEY_SHIFT))&NV_BACKKEY1_KEY_MASK)
/* BACKKEYO Bit Fields */
#define NV_BACKKEY0_KEY_MASK
                                                  0xFFu
#define NV_BACKKEY0_KEY_SHIFT
                                                  0
#define NV_BACKKEY0_KEY_WIDTH
#define NV_BACKKEY0_KEY(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<NV_BACKKEY0_KEY_SHIFT))&NV_BACKKEY0_KEY_MASK)
/* BACKKEY7 Bit Fields */
#define NV_BACKKEY7_KEY_MASK
                                                  0xFFu
#define NV_BACKKEY7_KEY_SHIFT
                                                  0
#define NV_BACKKEY7_KEY_WIDTH
                                                  8
#define NV_BACKKEY7_KEY(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<NV_BACKKEY7_KEY_SHIFT))&NV_BACKKEY7_KEY_MASK)
/* BACKKEY6 Bit Fields */
#define NV_BACKKEY6_KEY_MASK
                                                  0xFFu
#define NV_BACKKEY6_KEY_SHIFT
                                                  0
#define NV_BACKKEY6_KEY_WIDTH
#define NV_BACKKEY6_KEY(x)
                                                  (((uint8_t)(((uint8_t)
```

```
(x))<<NV_BACKKEY6_KEY_SHIFT))&NV_BACKKEY6_KEY_MASK)
/* BACKKEY5 Bit Fields */
#define NV_BACKKEY5_KEY_MASK
                                                  0xFFu
#define NV_BACKKEY5_KEY_SHIFT
                                                  0
#define NV_BACKKEY5_KEY_WIDTH
                                                  8
#define NV BACKKEY5 KEY(x)
                                                  (((uint8_t)((uint8_t)
(x))<<NV_BACKKEY5_KEY_SHIFT))&NV_BACKKEY5_KEY_MASK)
/* BACKKEY4 Bit Fields */
#define NV_BACKKEY4_KEY_MASK
                                                  0xFFu
#define NV_BACKKEY4_KEY_SHIFT
                                                  0
#define NV_BACKKEY4_KEY_WIDTH
                                                  8
#define NV_BACKKEY4_KEY(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<NV_BACKKEY4_KEY_SHIFT))&NV_BACKKEY4_KEY_MASK)
/* FPROT3 Bit Fields */
#define NV_FPROT3_PROT_MASK
                                                  0xFFu
#define NV_FPROT3_PROT_SHIFT
                                                  0
#define NV_FPROT3_PROT_WIDTH
                                                  8
#define NV_FPROT3_PROT(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<NV_FPROT3_PROT_SHIFT))&NV_FPROT3_PROT_MASK)
/* FPROT2 Bit Fields */
#define NV_FPROT2_PROT_MASK
                                                  0xFFu
#define NV_FPROT2_PROT_SHIFT
                                                  0
#define NV_FPROT2_PROT_WIDTH
                                                  8
#define NV_FPROT2_PROT(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<NV_FPROT2_PROT_SHIFT))&NV_FPROT2_PROT_MASK)
/* FPROT1 Bit Fields */
#define NV_FPROT1_PROT_MASK
                                                  0xFFu
#define NV_FPROT1_PROT_SHIFT
                                                  0
#define NV_FPROT1_PROT_WIDTH
                                                  8
#define NV_FPROT1_PROT(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<NV_FPROT1_PROT_SHIFT))&NV_FPROT1_PROT_MASK)
/* FPROTO Bit Fields */
#define NV_FPROT0_PROT_MASK
                                                  0xFFu
#define NV_FPROT0_PROT_SHIFT
                                                  0
#define NV_FPROT0_PROT_WIDTH
                                                  8
#define NV FPROTO PROT(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<NV_FPROT0_PROT_SHIFT))&NV_FPROT0_PROT_MASK)
/* FSEC Bit Fields */
#define NV_FSEC_SEC_MASK
                                                  0x3u
#define NV_FSEC_SEC_SHIFT
                                                  0
#define NV_FSEC_SEC_WIDTH
                                                  2
#define NV_FSEC_SEC(x)
                                                  (((uint8_t)((uint8_t)
(x))<<NV_FSEC_SEC_SHIFT))&NV_FSEC_SEC_MASK)
#define NV_FSEC_FSLACC_MASK
                                                  0xCu
#define NV_FSEC_FSLACC_SHIFT
                                                  2
#define NV_FSEC_FSLACC_WIDTH
#define NV_FSEC_FSLACC(x)
                                                  (((uint8_t)(((uint8_t)
(x)) << NV_FSEC_FSLACC_SHIFT)) &NV_FSEC_FSLACC_MASK)
#define NV_FSEC_MEEN_MASK
                                                  0x30u
#define NV_FSEC_MEEN_SHIFT
                                                  4
#define NV_FSEC_MEEN_WIDTH
#define NV_FSEC_MEEN(x)
                                                  (((uint8_t)((uint8_t)
(x))<<NV FSEC MEEN SHIFT))&NV FSEC MEEN MASK)
#define NV_FSEC_KEYEN_MASK
                                                  0xC0u
#define NV_FSEC_KEYEN_SHIFT
                                                  6
#define NV_FSEC_KEYEN_WIDTH
                                                  2
#define NV_FSEC_KEYEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<NV_FSEC_KEYEN_SHIFT))&NV_FSEC_KEYEN_MASK)
/* FOPT Bit Fields */
```

```
#define NV_FOPT_LPB00T0_MASK
                                                  0x1u
#define NV_FOPT_LPB00T0_SHIFT
#define NV_FOPT_LPB00T0_WIDTH
#define NV_FOPT_LPB00T0(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<NV FOPT LPB00T0 SHIFT))&NV FOPT LPB00T0 MASK)
#define NV FOPT NMI DIS MASK
                                                  0x4u
#define NV FOPT NMI DIS SHIFT
                                                  2
#define NV_FOPT_NMI_DIS_WIDTH
#define NV_FOPT_NMI_DIS(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<NV_FOPT_NMI_DIS_SHIFT))&NV_FOPT_NMI_DIS_MASK)
#define NV_FOPT_RESET_PIN_CFG_MASK
                                                 0x8u
#define NV_FOPT_RESET_PIN_CFG_SHIFT
                                                  3
#define NV FOPT RESET PIN CFG WIDTH
                                                  1
#define NV_FOPT_RESET_PIN_CFG(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<NV_FOPT_RESET_PIN_CFG_SHIFT))&NV_FOPT_RESET_PIN_CFG_MASK)
#define NV_FOPT_LPB00T1_MASK
                                                  0x10u
#define NV_FOPT_LPB00T1_SHIFT
#define NV_FOPT_LPB00T1_WIDTH
#define NV_FOPT_LPB00T1(x)
                                                  (((uint8_t)((uint8_t)
(x))<<NV_FOPT_LPB00T1_SHIFT))&NV_FOPT_LPB00T1_MASK)
#define NV_FOPT_FAST_INIT_MASK
                                                  0x20u
#define NV_FOPT_FAST_INIT_SHIFT
                                                  5
#define NV_FOPT_FAST_INIT_WIDTH
#define NV_FOPT_FAST_INIT(x)
                                                  (((uint8_t)((uint8_t)
(x))<<NV_FOPT_FAST_INIT_SHIFT))&NV_FOPT_FAST_INIT_MASK)
/*!
 * @}
*/ /* end of group NV_Register_Masks */
/* NV - Peripheral instance base addresses */
/** Peripheral FTFA_FlashConfig base address */
#define FTFA_FlashConfig_BASE
                                                  (0x400u)
/** Peripheral FTFA FlashConfig base pointer */
#define FTFA FlashConfig
                                                  ((NV_Type *)FTFA_FlashConfig_BASE)
#define FTFA_FlashConfig_BASE_PTR
                                                  (FTFA_FlashConfig)
/** Array initializer of NV peripheral base addresses */
#define NV BASE ADDRS
                                                  { FTFA_FlashConfig_BASE }
/** Array initializer of NV peripheral base pointers */
                                                  { FTFA_FlashConfig }
#define NV_BASE_PTRS
   -- NV - Register accessor macros
 * @addtogroup NV_Register_Accessor_Macros NV - Register accessor macros
 * @{
 */
/* NV - Register instance definitions */
/* FTFA_FlashConfig */
#define NV_BACKKEY3
                                                  NV_BACKKEY3_REG(FTFA_FlashConfig)
#define NV_BACKKEY2
                                                  NV_BACKKEY2_REG(FTFA_FlashConfig)
#define NV_BACKKEY1
                                                  NV_BACKKEY1_REG(FTFA_FlashConfig)
#define NV_BACKKEY0
                                                  NV_BACKKEY0_REG(FTFA_FlashConfig)
#define NV_BACKKEY7
                                                  NV_BACKKEY7_REG(FTFA_FlashConfig)
```

```
#define NV_BACKKEY6
                                      NV_BACKKEY6_REG(FTFA_FlashConfig)
#define NV_BACKKEY5
                                      NV_BACKKEY5_REG(FTFA_FlashConfig)
#define NV BACKKEY4
                                      NV_BACKKEY4_REG(FTFA_FlashConfig)
                                      NV_FPROT3_REG(FTFA_FlashConfig)
#define NV_FPROT3
#define NV FPROT2
                                      NV_FPROT2_REG(FTFA_FlashConfig)
                                      NV FPROT1 REG(FTFA FlashConfig)
#define NV FPROT1
#define NV_FPROT0
                                      NV_FPROTO_REG(FTFA_FlashConfig)
#define NV_FSEC
                                      NV_FSEC_REG(FTFA_FlashConfig)
                                      NV_FOPT_REG(FTFA_FlashConfig)
#define NV_FOPT
/*!
* @}
*/ /* end of group NV_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group NV_Peripheral_Access_Layer */
  -- OSC Peripheral Access Layer
  */
* @addtogroup OSC_Peripheral_Access_Layer OSC Peripheral Access Layer
* @{
*/
/** OSC - Register Layout Typedef */
typedef struct {
                                       /**< OSC Control Register,
  _IO uint8_t CR;
offset: 0x0 */
} OSC_Type, *OSC_MemMapPtr;
/* -----
  -- OSC - Register accessor macros
  */
* @addtogroup OSC_Register_Accessor_Macros OSC - Register accessor macros
* @{
*/
/* OSC - Register accessors */
#define OSC_CR_REG(base)
                                      ((base)->CR)
/*!
* @}
*/ /* end of group OSC_Register_Accessor_Macros */
/* -----
  -- OSC Register Masks
  */
* @addtogroup OSC_Register_Masks OSC Register Masks
```

```
* @{
 */
/* CR Bit Fields */
#define OSC_CR_SC16P_MASK
                                                0x1u
#define OSC CR SC16P SHIFT
                                                0
#define OSC_CR_SC16P_WIDTH
#define OSC_CR_SC16P(x)
                                                (((uint8_t)(((uint8_t)
(x))<<OSC_CR_SC16P_SHIFT))&OSC_CR_SC16P_MASK)
#define OSC_CR_SC8P_MASK
                                                0x2u
#define OSC_CR_SC8P_SHIFT
                                                1
#define OSC_CR_SC8P_WIDTH
                                                1
#define OSC CR SC8P(x)
                                                (((uint8_t)(((uint8_t)
(x))<<OSC_CR_SC8P_SHIFT))&OSC_CR_SC8P_MASK)
#define OSC_CR_SC4P_MASK
                                                0x4u
#define OSC_CR_SC4P_SHIFT
                                                2
#define OSC_CR_SC4P_WIDTH
                                                1
#define OSC_CR_SC4P(x)
                                                (((uint8_t)(((uint8_t)
(x))<<OSC_CR_SC4P_SHIFT))&OSC_CR_SC4P_MASK)
#define OSC CR SC2P MASK
                                                0x8u
#define OSC_CR_SC2P_SHIFT
                                                3
#define OSC_CR_SC2P_WIDTH
                                                1
#define OSC_CR_SC2P(x)
                                                (((uint8_t)((uint8_t)
(x))<<0SC_CR_SC2P_SHIFT))&0SC_CR_SC2P_MASK)
#define OSC_CR_EREFSTEN_MASK
                                                0x20u
#define OSC_CR_EREFSTEN_SHIFT
                                                5
#define OSC_CR_EREFSTEN_WIDTH
                                                1
#define OSC_CR_EREFSTEN(x)
                                                (((uint8_t)(((uint8_t)
(x))<<OSC_CR_EREFSTEN_SHIFT))&OSC_CR_EREFSTEN_MASK)
#define OSC_CR_ERCLKEN_MASK
                                                0x80u
#define OSC_CR_ERCLKEN_SHIFT
                                                7
#define OSC_CR_ERCLKEN_WIDTH
                                                1
                                                (((uint8_t)(((uint8_t)
#define OSC_CR_ERCLKEN(x)
(x))<<OSC_CR_ERCLKEN_SHIFT))&OSC_CR_ERCLKEN_MASK)
/*!
* @}
*/ /* end of group OSC_Register_Masks */
/* OSC - Peripheral instance base addresses */
/** Peripheral OSCO base address */
#define OSCO BASE
                                                (0x40065000u)
/** Peripheral OSCO base pointer */
                                                ((OSC_Type *)OSCO_BASE)
#define OSCO
#define OSCO_BASE_PTR
                                                (OSCO)
/** Array initializer of OSC peripheral base addresses */
#define OSC_BASE_ADDRS
                                                { OSCO_BASE }
/** Array initializer of OSC peripheral base pointers */
#define OSC BASE PTRS
                                                { OSCO }
/* -----
   -- OSC - Register accessor macros
/*!
 * @addtogroup OSC_Register_Accessor_Macros OSC - Register accessor macros
* @{
*/
```

```
/* OSC - Register instance definitions */
/* OSCO */
#define OSCO CR
                                                  OSC_CR_REG(OSCO)
/*!
* @}
*/ /* end of group OSC_Register_Accessor_Macros */
/*!
 * @}
*//* end of group OSC_Peripheral_Access_Layer */
   -- PIT Peripheral Access Layer
 * @addtogroup PIT_Peripheral_Access_Layer PIT Peripheral Access Layer
* @{
 */
/** PIT - Register Layout Typedef */
typedef struct {
 __IO uint32_t MCR;
                                                    /**< PIT Module Control
Register, offset: 0x0 */
      uint8_t RESERVED_0[220];
  _I uint32_t LTMR64H;
                                                    /**< PIT Upper Lifetime Timer
Register, offset: 0xE0 */
                                                    /**< PIT Lower Lifetime Timer
 __I uint32_t LTMR64L;
Register, offset: 0xE4 */
       uint8_t RESERVED_1[24];
  struct {
                                                    /* offset: 0x100, array step:
0x10 */
    __IO uint32_t LDVAL;
                                                      /**< Timer Load Value
Register, array offset: 0x100, array step: 0x10 */
    __I uint32_t CVAL;
                                                      /**< Current Timer Value
Register, array offset: 0x104, array step: 0x10 */
                                                      /**< Timer Control Register,
    __IO uint32_t TCTRL;
array offset: 0x108, array step: 0x10 */
                                                      /**< Timer Flag Register,</pre>
    __IO uint32_t TFLG;
array offset: 0x10C, array step: 0x10 */
 } CHANNEL[2];
} PIT_Type, *PIT_MemMapPtr;
   -- PIT - Register accessor macros
 * @addtogroup PIT_Register_Accessor_Macros PIT - Register accessor macros
 * @{
 */
/* PIT - Register accessors */
```

```
#define PIT_MCR_REG(base)
                                               ((base)->MCR)
#define PIT_LTMR64H_REG(base)
                                               ((base)->LTMR64H)
#define PIT_LTMR64L_REG(base)
                                               ((base)->LTMR64L)
                                               ((base)->CHANNEL[index].LDVAL)
#define PIT_LDVAL_REG(base,index)
#define PIT_LDVAL_COUNT
#define PIT CVAL REG(base,index)
                                               ((base)->CHANNEL[index].CVAL)
#define PIT_CVAL_COUNT
#define PIT_TCTRL_REG(base,index)
                                               ((base)->CHANNEL[index].TCTRL)
#define PIT_TCTRL_COUNT
#define PIT_TFLG_REG(base,index)
                                               ((base)->CHANNEL[index].TFLG)
#define PIT_TFLG_COUNT
/*!
 * @}
*/ /* end of group PIT_Register_Accessor_Macros */
/* ------
   -- PIT Register Masks
                             ----- */
* @addtogroup PIT Register Masks PIT Register Masks
* @{
/* MCR Bit Fields */
#define PIT_MCR_FRZ_MASK
                                               0x1u
#define PIT_MCR_FRZ_SHIFT
                                               0
#define PIT_MCR_FRZ_WIDTH
                                               1
#define PIT_MCR_FRZ(x)
                                               (((uint32_t)((uint32_t)
(x))<<PIT_MCR_FRZ_SHIFT))&PIT_MCR_FRZ_MASK)
#define PIT_MCR_MDIS_MASK
                                               0x2u
#define PIT_MCR_MDIS_SHIFT
                                               1
#define PIT_MCR_MDIS_WIDTH
#define PIT_MCR_MDIS(x)
                                               (((uint32_t)((uint32_t)
(x))<<PIT_MCR_MDIS_SHIFT))&PIT_MCR_MDIS_MASK)</pre>
/* LTMR64H Bit Fields */
#define PIT_LTMR64H_LTH_MASK
                                               0xFFFFFFFu
#define PIT_LTMR64H_LTH_SHIFT
#define PIT_LTMR64H_LTH_WIDTH
                                               32
#define PIT_LTMR64H_LTH(x)
                                               (((uint32_t)((uint32_t)
(x))<<PIT_LTMR64H_LTH_SHIFT))&PIT_LTMR64H_LTH_MASK)</pre>
/* LTMR64L Bit Fields */
#define PIT_LTMR64L_LTL_MASK
                                               0xFFFFFFFu
#define PIT_LTMR64L_LTL_SHIFT
                                               0
#define PIT_LTMR64L_LTL_WIDTH
                                               32
#define PIT_LTMR64L_LTL(x)
                                               (((uint32_t)((uint32_t)
(x))<<PIT_LTMR64L_LTL_SHIFT))&PIT_LTMR64L_LTL_MASK)
/* LDVAL Bit Fields */
#define PIT_LDVAL_TSV_MASK
                                               0xFFFFFFFu
#define PIT_LDVAL_TSV_SHIFT
                                               0
#define PIT LDVAL TSV WIDTH
#define PIT_LDVAL_TSV(x)
                                               (((uint32_t)((uint32_t)
(x))<<PIT_LDVAL_TSV_SHIFT))&PIT_LDVAL_TSV_MASK)
/* CVAL Bit Fields */
#define PIT_CVAL_TVL_MASK
                                               0xFFFFFFFu
#define PIT_CVAL_TVL_SHIFT
#define PIT_CVAL_TVL_WIDTH
                                               32
```

```
#define PIT_CVAL_TVL(x)
                                                   (((uint32_t)((uint32_t)
(x))<<PIT_CVAL_TVL_SHIFT))&PIT_CVAL_TVL_MASK)
/* TCTRL Bit Fields */
#define PIT_TCTRL_TEN_MASK
                                                  0x1u
#define PIT_TCTRL_TEN_SHIFT
                                                  0
#define PIT TCTRL TEN WIDTH
                                                   1
#define PIT_TCTRL_TEN(x)
                                                   (((uint32_t)((uint32_t)
(x))<<PIT_TCTRL_TEN_SHIFT))&PIT_TCTRL_TEN_MASK)</pre>
#define PIT_TCTRL_TIE_MASK
                                                  0x2u
#define PIT_TCTRL_TIE_SHIFT
                                                  1
#define PIT_TCTRL_TIE_WIDTH
                                                  1
#define PIT_TCTRL_TIE(x)
                                                   (((uint32_t)((uint32_t)
(x))<<PIT_TCTRL_TIE_SHIFT))&PIT_TCTRL_TIE_MASK)</pre>
#define PIT_TCTRL_CHN_MASK
                                                  0x4u
#define PIT_TCTRL_CHN_SHIFT
                                                   2
#define PIT_TCTRL_CHN_WIDTH
#define PIT_TCTRL_CHN(x)
                                                   (((uint32_t)((uint32_t)
(x))<<PIT_TCTRL_CHN_SHIFT))&PIT_TCTRL_CHN_MASK)
/* TFLG Bit Fields */
#define PIT TFLG TIF MASK
                                                  0x1u
#define PIT_TFLG_TIF_SHIFT
                                                  0
#define PIT_TFLG_TIF_WIDTH
                                                   1
#define PIT_TFLG_TIF(x)
                                                   (((uint32_t)((uint32_t)
(x))<<PIT_TFLG_TIF_SHIFT))&PIT_TFLG_TIF_MASK)</pre>
/*!
 * @}
 */ /* end of group PIT_Register_Masks */
/* PIT - Peripheral instance base addresses */
/** Peripheral PIT base address */
#define PIT_BASE
                                                   (0x40037000u)
/** Peripheral PIT base pointer */
#define PIT
                                                   ((PIT_Type *)PIT_BASE)
#define PIT BASE PTR
                                                   (PIT)
/** Array initializer of PIT peripheral base addresses */
#define PIT_BASE_ADDRS
                                                  { PIT_BASE }
/** Array initializer of PIT peripheral base pointers */
#define PIT_BASE_PTRS
                                                  { PIT }
   -- PIT - Register accessor macros
 * @addtogroup PIT_Register_Accessor_Macros PIT - Register accessor macros
 * @{
 */
/* PIT - Register instance definitions */
/* PIT */
#define PIT_MCR
                                                  PIT_MCR_REG(PIT)
#define PIT_LTMR64H
                                                  PIT_LTMR64H_REG(PIT)
#define PIT_LTMR64L
                                                  PIT_LTMR64L_REG(PIT)
#define PIT_LDVAL0
                                                  PIT_LDVAL_REG(PIT,0)
#define PIT_CVAL0
                                                  PIT_CVAL_REG(PIT,0)
#define PIT_TCTRL0
                                                  PIT_TCTRL_REG(PIT,0)
```

```
#define PIT_TFLG0
                                         PIT_TFLG_REG(PIT,0)
#define PIT_LDVAL1
                                         PIT_LDVAL_REG(PIT, 1)
#define PIT_CVAL1
                                         PIT_CVAL_REG(PIT, 1)
#define PIT_TCTRL1
                                         PIT_TCTRL_REG(PIT, 1)
#define PIT_TFLG1
                                         PIT_TFLG_REG(PIT, 1)
/* PIT - Register array accessors */
#define PIT_LDVAL(index)
                                         PIT_LDVAL_REG(PIT, index)
#define PIT_CVAL(index)
                                         PIT_CVAL_REG(PIT, index)
#define PIT_TCTRL(index)
                                         PIT_TCTRL_REG(PIT, index)
#define PIT_TFLG(index)
                                         PIT_TFLG_REG(PIT, index)
/*!
* @}
*/ /* end of group PIT_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group PIT_Peripheral_Access_Layer */
/* -----
  -- PMC Peripheral Access Layer
  */
 * @{
*/
/** PMC - Register Layout Typedef */
typedef struct {
 __IO uint8_t LVDSC1;
                                          /**< Low Voltage Detect Status
And Control 1 register, offset: 0x0 */
                                          /**< Low Voltage Detect Status
 __IO uint8_t LVDSC2;
And Control 2 register, offset: 0x1 */
 __IO uint8_t REGSC;
                                          /**< Regulator Status And
Control register, offset: 0x2 */
} PMC_Type, *PMC_MemMapPtr;
/* -----
  -- PMC - Register accessor macros
* @addtogroup PMC_Register_Accessor_Macros PMC - Register accessor macros
* @{
*/
/* PMC - Register accessors */
#define PMC LVDSC1 REG(base)
                                         ((base)->LVDSC1)
#define PMC_LVDSC2_REG(base)
                                         ((base)->LVDSC2)
#define PMC_REGSC_REG(base)
                                         ((base)->REGSC)
/*!
*/ /* end of group PMC_Register_Accessor_Macros */
```

```
-- PMC Register Masks
 * @addtogroup PMC_Register_Masks PMC Register Masks
 * @{
/* LVDSC1 Bit Fields */
#define PMC LVDSC1 LVDV MASK
                                                  0x3u
#define PMC_LVDSC1_LVDV_SHIFT
                                                  0
#define PMC_LVDSC1_LVDV_WIDTH
                                                  2
#define PMC_LVDSC1_LVDV(x)
                                                  (((uint8_t)((uint8_t)
(x))<<PMC_LVDSC1_LVDV_SHIFT))&PMC_LVDSC1_LVDV_MASK)
#define PMC_LVDSC1_LVDRE_MASK
                                                  0x10u
#define PMC_LVDSC1_LVDRE_SHIFT
#define PMC LVDSC1 LVDRE WIDTH
#define PMC_LVDSC1_LVDRE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<PMC_LVDSC1_LVDRE_SHIFT))&PMC_LVDSC1_LVDRE_MASK)
#define PMC_LVDSC1_LVDIE_MASK
                                                  0x20u
#define PMC_LVDSC1_LVDIE_SHIFT
                                                  5
#define PMC_LVDSC1_LVDIE_WIDTH
                                                  1
#define PMC_LVDSC1_LVDIE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<PMC_LVDSC1_LVDIE_SHIFT))&PMC_LVDSC1_LVDIE_MASK)</pre>
#define PMC_LVDSC1_LVDACK_MASK
                                                  0x40u
#define PMC_LVDSC1_LVDACK_SHIFT
                                                  6
#define PMC_LVDSC1_LVDACK_WIDTH
                                                  1
#define PMC_LVDSC1_LVDACK(x)
                                                  (((uint8_t)((uint8_t)
(x))<<PMC_LVDSC1_LVDACK_SHIFT))&PMC_LVDSC1_LVDACK_MASK)
#define PMC_LVDSC1_LVDF_MASK
                                                  0x80u
#define PMC_LVDSC1_LVDF_SHIFT
#define PMC LVDSC1 LVDF WIDTH
#define PMC LVDSC1 LVDF(x)
                                                  (((uint8_t)((uint8_t)
(x))<<PMC_LVDSC1_LVDF_SHIFT))&PMC_LVDSC1_LVDF_MASK)
/* LVDSC2 Bit Fields */
#define PMC_LVDSC2_LVWV_MASK
                                                  0x3u
#define PMC_LVDSC2_LVWV_SHIFT
                                                  0
#define PMC_LVDSC2_LVWV_WIDTH
                                                  2
#define PMC_LVDSC2_LVWV(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<PMC_LVDSC2_LVWV_SHIFT))&PMC_LVDSC2_LVWV_MASK)
#define PMC_LVDSC2_LVWIE_MASK
                                                  0x20u
#define PMC_LVDSC2_LVWIE_SHIFT
#define PMC_LVDSC2_LVWIE_WIDTH
#define PMC_LVDSC2_LVWIE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<PMC_LVDSC2_LVWIE_SHIFT))&PMC_LVDSC2_LVWIE_MASK)
#define PMC_LVDSC2_LVWACK_MASK
                                                  0x40u
#define PMC_LVDSC2_LVWACK_SHIFT
                                                  6
#define PMC_LVDSC2_LVWACK_WIDTH
#define PMC_LVDSC2_LVWACK(x)
                                                  (((uint8_t)((uint8_t)
(x))<<PMC_LVDSC2_LVWACK_SHIFT))&PMC_LVDSC2_LVWACK_MASK)
#define PMC_LVDSC2_LVWF_MASK
                                                  0x80u
#define PMC_LVDSC2_LVWF_SHIFT
                                                  7
#define PMC_LVDSC2_LVWF_WIDTH
                                                  1
#define PMC_LVDSC2_LVWF(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<PMC_LVDSC2_LVWF_SHIFT))&PMC_LVDSC2_LVWF_MASK)
/* REGSC Bit Fields */
```

```
#define PMC_REGSC_BGBE_MASK
                                              0x1u
#define PMC_REGSC_BGBE_SHIFT
#define PMC_REGSC_BGBE_WIDTH
#define PMC_REGSC_BGBE(x)
                                              (((uint8_t)(((uint8_t)
(x))<<PMC_REGSC_BGBE_SHIFT))&PMC_REGSC_BGBE_MASK)</pre>
#define PMC REGSC REGONS MASK
                                              0x4u
#define PMC REGSC REGONS SHIFT
                                              2
#define PMC_REGSC_REGONS_WIDTH
#define PMC_REGSC_REGONS(x)
                                              (((uint8_t)(((uint8_t)
(x))<<PMC_REGSC_REGONS_SHIFT))&PMC_REGSC_REGONS_MASK)
#define PMC_REGSC_ACKISO_MASK
                                              0x8u
#define PMC_REGSC_ACKISO_SHIFT
                                              3
#define PMC REGSC ACKISO WIDTH
                                              1
#define PMC_REGSC_ACKISO(x)
                                              (((uint8_t)(((uint8_t)
(x))<<PMC_REGSC_ACKISO_SHIFT))&PMC_REGSC_ACKISO_MASK)
#define PMC_REGSC_BGEN_MASK
                                              0x10u
#define PMC_REGSC_BGEN_SHIFT
#define PMC_REGSC_BGEN_WIDTH
                                              1
#define PMC_REGSC_BGEN(x)
                                              (((uint8_t)(((uint8_t)
(x))<<PMC_REGSC_BGEN_SHIFT))&PMC_REGSC_BGEN_MASK)
/*!
* @}
*/ /* end of group PMC_Register_Masks */
/* PMC - Peripheral instance base addresses */
/** Peripheral PMC base address */
#define PMC_BASE
                                              (0x4007D000u)
/** Peripheral PMC base pointer */
#define PMC
                                              ((PMC_Type *)PMC_BASE)
#define PMC_BASE_PTR
                                              (PMC)
/** Array initializer of PMC peripheral base addresses */
#define PMC_BASE_ADDRS
                                              { PMC_BASE }
/** Array initializer of PMC peripheral base pointers */
#define PMC BASE PTRS
                                              { PMC }
/* ------
  -- PMC - Register accessor macros
   -----*/
 * @addtogroup PMC_Register_Accessor_Macros PMC - Register accessor macros
* @{
*/
/* PMC - Register instance definitions */
/* PMC */
#define PMC_LVDSC1
                                              PMC LVDSC1 REG(PMC)
#define PMC_LVDSC2
                                              PMC_LVDSC2_REG(PMC)
#define PMC_REGSC
                                              PMC_REGSC_REG(PMC)
/*!
*/ /* end of group PMC_Register_Accessor_Macros */
```

```
*/ /* end of group PMC_Peripheral_Access_Layer */
/* ------
  -- PORT Peripheral Access Layer
* @addtogroup PORT_Peripheral_Access_Layer PORT Peripheral Access Layer
* @{
/** PORT - Register Layout Typedef */
typedef struct {
 __IO uint32_t PCR[32];
                                           /**< Pin Control Register n,
array offset: 0x0, array step: 0x4 */
 __0 uint32_t GPCLR;
                                           /**< Global Pin Control Low
Register, offset: 0x80 */
 __O uint32_t GPCHR;
                                           /**< Global Pin Control High
Register, offset: 0x84 */
     uint8_t RESERVED_0[24];
                                           /**< Interrupt Status Flag
   _IO uint32_t ISFR;
Register, offset: 0xA0 */
} PORT_Type, *PORT_MemMapPtr;
  -- PORT - Register accessor macros
  */
* @addtogroup PORT_Register_Accessor_Macros PORT - Register accessor macros
* @{
*/
/* PORT - Register accessors */
#define PORT_PCR_REG(base,index)
                                          ((base)->PCR[index])
#define PORT_PCR_COUNT
                                         32
#define PORT_GPCLR_REG(base)
                                          ((base)->GPCLR)
#define PORT_GPCHR_REG(base)
                                          ((base)->GPCHR)
#define PORT_ISFR_REG(base)
                                          ((base)->ISFR)
/*!
*/ /* end of group PORT_Register_Accessor_Macros */
  -- PORT Register Masks
    -----*/
 * @addtogroup PORT_Register_Masks PORT Register Masks
* @{
/* PCR Bit Fields */
#define PORT_PCR_PS_MASK
                                         0x1u
```

```
#define PORT_PCR_PS_SHIFT
                                                  0
#define PORT_PCR_PS_WIDTH
                                                  1
#define PORT PCR PS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<PORT_PCR_PS_SHIFT))&PORT_PCR_PS_MASK)
#define PORT_PCR_PE_MASK
                                                  0x2u
#define PORT PCR PE SHIFT
                                                  1
#define PORT_PCR_PE_WIDTH
                                                  1
#define PORT_PCR_PE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<PORT_PCR_PE_SHIFT))&PORT_PCR_PE_MASK)
#define PORT_PCR_SRE_MASK
                                                  0x4u
#define PORT_PCR_SRE_SHIFT
                                                  2
#define PORT_PCR_SRE_WIDTH
                                                  1
#define PORT PCR SRE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<PORT_PCR_SRE_SHIFT))&PORT_PCR_SRE_MASK)
#define PORT_PCR_PFE_MASK
                                                  0x10u
#define PORT_PCR_PFE_SHIFT
                                                  4
#define PORT_PCR_PFE_WIDTH
                                                  1
#define PORT_PCR_PFE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<PORT_PCR_PFE_SHIFT))&PORT_PCR_PFE_MASK)
#define PORT PCR DSE MASK
                                                  0x40u
#define PORT_PCR_DSE_SHIFT
                                                  6
#define PORT_PCR_DSE_WIDTH
                                                  1
#define PORT_PCR_DSE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<PORT_PCR_DSE_SHIFT))&PORT_PCR_DSE_MASK)
#define PORT_PCR_MUX_MASK
                                                  0x700u
#define PORT_PCR_MUX_SHIFT
                                                  8
#define PORT PCR MUX WIDTH
#define PORT_PCR_MUX(x)
                                                  (((uint32_t)((uint32_t)
(x))<<PORT_PCR_MUX_SHIFT))&PORT_PCR_MUX_MASK)</pre>
#define PORT_PCR_IRQC_MASK
                                                  0xF0000u
#define PORT_PCR_IRQC_SHIFT
                                                  16
#define PORT_PCR_IRQC_WIDTH
#define PORT_PCR_IRQC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<PORT_PCR_IRQC_SHIFT))&PORT_PCR_IRQC_MASK)
#define PORT_PCR_ISF_MASK
                                                  0x1000000u
#define PORT_PCR_ISF_SHIFT
                                                  24
#define PORT_PCR_ISF_WIDTH
                                                  1
#define PORT_PCR_ISF(x)
                                                  (((uint32_t)((uint32_t)
(x))<<PORT_PCR_ISF_SHIFT))&PORT_PCR_ISF_MASK)
/* GPCLR Bit Fields */
#define PORT_GPCLR_GPWD_MASK
                                                  0xFFFFu
#define PORT_GPCLR_GPWD_SHIFT
#define PORT_GPCLR_GPWD_WIDTH
                                                  16
#define PORT_GPCLR_GPWD(x)
                                                  (((uint32_t)((uint32_t)
(x))<<PORT_GPCLR_GPWD_SHIFT))&PORT_GPCLR_GPWD_MASK)
                                                  0xFFFF0000u
#define PORT_GPCLR_GPWE_MASK
#define PORT_GPCLR_GPWE_SHIFT
                                                  16
#define PORT_GPCLR_GPWE_WIDTH
                                                  16
#define PORT_GPCLR_GPWE(x)
                                                  (((uint32_t)(((uint32_t)
(x))<<PORT_GPCLR_GPWE_SHIFT))&PORT_GPCLR_GPWE_MASK)
/* GPCHR Bit Fields */
#define PORT_GPCHR_GPWD_MASK
                                                  0xFFFFu
#define PORT GPCHR GPWD SHIFT
                                                  0
#define PORT_GPCHR_GPWD_WIDTH
                                                  16
#define PORT_GPCHR_GPWD(x)
                                                  (((uint32_t)((uint32_t)
(x))<<PORT_GPCHR_GPWD_SHIFT))&PORT_GPCHR_GPWD_MASK)
#define PORT_GPCHR_GPWE_MASK
                                                  0xFFFF0000u
#define PORT_GPCHR_GPWE_SHIFT
                                                  16
#define PORT_GPCHR_GPWE_WIDTH
                                                  16
```

```
#define PORT_GPCHR_GPWE(x)
                                                  (((uint32_t)((uint32_t)
(x)) << PORT_GPCHR_GPWE_SHIFT)) & PORT_GPCHR_GPWE_MASK)
/* ISFR Bit Fields */
#define PORT_ISFR_ISF_MASK
                                                  0xFFFFFFFu
#define PORT_ISFR_ISF_SHIFT
                                                  0
#define PORT ISFR ISF WIDTH
                                                  32
#define PORT ISFR ISF(x)
                                                  (((uint32_t)((uint32_t)
(x))<<PORT_ISFR_ISF_SHIFT))&PORT_ISFR_ISF_MASK)</pre>
/*!
 * @}
 */ /* end of group PORT_Register_Masks */
/* PORT - Peripheral instance base addresses */
/** Peripheral PORTA base address */
#define PORTA_BASE
                                                  (0x40049000u)
/** Peripheral PORTA base pointer */
#define PORTA
                                                  ((PORT_Type *)PORTA_BASE)
#define PORTA BASE PTR
                                                  (PORTA)
/** Peripheral PORTB base address */
#define PORTB BASE
                                                  (0x4004A000u)
/** Peripheral PORTB base pointer */
#define PORTB
                                                  ((PORT_Type *)PORTB_BASE)
#define PORTB_BASE_PTR
                                                  (PORTB)
/** Peripheral PORTC base address */
#define PORTC_BASE
                                                  (0x4004B000u)
/** Peripheral PORTC base pointer */
#define PORTC
                                                  ((PORT_Type *)PORTC_BASE)
#define PORTC_BASE_PTR
                                                  (PORTC)
/** Peripheral PORTD base address */
#define PORTD_BASE
                                                  (0x4004C000u)
/** Peripheral PORTD base pointer */
                                                  ((PORT_Type *)PORTD_BASE)
#define PORTD
#define PORTD BASE PTR
                                                  (PORTD)
/** Peripheral PORTE base address */
#define PORTE_BASE
                                                  (0x4004D000u)
/** Peripheral PORTE base pointer */
#define PORTE
                                                  ((PORT_Type *)PORTE_BASE)
#define PORTE BASE PTR
                                                  (PORTE)
/** Array initializer of PORT peripheral base addresses */
#define PORT_BASE_ADDRS
                                                  { PORTA_BASE, PORTB_BASE,
PORTC_BASE, PORTD_BASE, PORTE_BASE }
/** Array initializer of PORT peripheral base pointers */
#define PORT_BASE_PTRS
                                                  { PORTA, PORTB, PORTC, PORTD,
PORTE }
   -- PORT - Register accessor macros
/*!
 * @addtogroup PORT_Register_Accessor_Macros PORT - Register accessor macros
 * @{
 */
/* PORT - Register instance definitions */
/* PORTA */
```

#define PORTA_PCR0	<pre>PORT_PCR_REG(PORTA,0)</pre>
#define PORTA_PCR1	PORT_PCR_REG(PORTA, 1)
#define PORTA_PCR2	PORT_PCR_REG(PORTA, 2)
#define PORTA_PCR3	PORT_PCR_REG(PORTA, 3)
#define PORTA_PCR4	PORT_PCR_REG(PORTA, 4)
#define PORTA_PCR5	PORT_PCR_REG(PORTA, 5)
#define PORTA_PCR6	PORT_PCR_REG(PORTA, 6)
#define PORTA_PCR7	PORT_PCR_REG(PORTA, 7)
#define PORTA PCR8	
—	PORT_PCR_REG(PORTA, 8)
#define PORTA_PCR9	PORT_PCR_REG(PORTA, 9)
#define PORTA_PCR10	PORT_PCR_REG(PORTA, 10)
#define PORTA_PCR11	PORT_PCR_REG(PORTA, 11)
#define PORTA_PCR12	PORT_PCR_REG(PORTA, 12)
#define PORTA_PCR13	PORT_PCR_REG(PORTA, 13)
#define PORTA_PCR14	PORT_PCR_REG(PORTA, 14)
#define PORTA_PCR15	PORT_PCR_REG(PORTA, 15)
#define PORTA_PCR16	PORT_PCR_REG(PORTA, 16)
#define PORTA_PCR17	PORT_PCR_REG(PORTA, 17)
#define PORTA_PCR18	PORT_PCR_REG(PORTA, 18)
#define PORTA_PCR19	PORT_PCR_REG(PORTA, 19)
#define PORTA_PCR20	PORT_PCR_REG(PORTA, 20)
#define PORTA_PCR21	PORT_PCR_REG(PORTA, 21)
#define PORTA_PCR22	PORT_PCR_REG(PORTA, 22)
#define PORTA_PCR23	PORT_PCR_REG(PORTA, 23)
#define PORTA_PCR24	PORT_PCR_REG(PORTA, 24)
#define PORTA_PCR25	PORT_PCR_REG(PORTA, 25)
#define PORTA_PCR26	PORT_PCR_REG(PORTA, 26)
#define PORTA_PCR27	PORT_PCR_REG(PORTA, 27)
#define PORTA_PCR28	PORT_PCR_REG(PORTA, 28)
#define PORTA_PCR29	PORT_PCR_REG(PORTA, 29)
#define PORTA_PCR30	PORT_PCR_REG(PORTA, 30)
#define PORTA_PCR31	PORT_PCR_REG(PORTA, 31)
#define PORTA_GPCLR	PORT_GPCLR_REG(PORTA)
#define PORTA_GPCHR	PORT_GPCHR_REG(PORTA)
#define PORTA_ISFR	PORT_ISFR_REG(PORTA)
/* PORTB */	
#define PORTB_PCR0	PORT_PCR_REG(PORTB, 0)
#define PORTB_PCR1	PORT_PCR_REG(PORTB, 1)
#define PORTB_PCR2	PORT_PCR_REG(PORTB, 2)
#define PORTB_PCR3	PORT_PCR_REG(PORTB, 3)
#define PORTB_PCR4	PORT_PCR_REG(PORTB, 4)
#define PORTB_PCR5	PORT_PCR_REG(PORTB, 5)
#define PORTB_PCR6	PORT_PCR_REG(PORTB, 6)
#define PORTB_PCR7	PORT_PCR_REG(PORTB, 7)
#define PORTB_PCR8	PORT_PCR_REG(PORTB, 8)
#define PORTB_PCR9	PORT_PCR_REG(PORTB, 9)
#define PORTB_PCR10	PORT_PCR_REG(PORTB, 10)
#define PORTB_PCR11	PORT_PCR_REG(PORTB, 11)
#define PORTB_PCR12	PORT_PCR_REG(PORTB, 12)
#define PORTB_PCR13	PORT_PCR_REG(PORTB, 13)
#define PORTB_PCR14	PORT_PCR_REG(PORTB, 14)
#define PORTB_PCR15	PORT_PCR_REG(PORTB, 15)
#define PORTB_PCR16	PORT_PCR_REG(PORTB, 16)
#define PORTB_PCR17	PORT_PCR_REG(PORTB, 17)
#define PORTB_PCR18	PORT_PCR_REG(PORTB, 18)
#define PORTB_PCR19	PORT_PCR_REG(PORTB, 19)
#define PORTB_PCR20	PORT_PCR_REG(PORTB, 20)
#define PORTB_PCR21	
	PORT PCR REG(PORTB.21)
#define PORTB_PCR22	PORT_PCR_REG(PORTB, 21) PORT_PCR_REG(PORTB, 22)

```
#define PORTB PCR23
                                                    PORT_PCR_REG(PORTB, 23)
                                                    PORT_PCR_REG(PORTB, 24)
#define PORTB PCR24
#define PORTB PCR25
                                                    PORT_PCR_REG(PORTB, 25)
#define PORTB_PCR26
                                                    PORT_PCR_REG(PORTB, 26)
#define PORTB PCR27
                                                    PORT_PCR_REG(PORTB, 27)
#define PORTB PCR28
                                                    PORT PCR REG(PORTB, 28)
#define PORTB PCR29
                                                    PORT_PCR_REG(PORTB, 29)
#define PORTB_PCR30
                                                    PORT_PCR_REG(PORTB, 30)
                                                    PORT_PCR_REG(PORTB, 31)
#define PORTB_PCR31
#define PORTB_GPCLR
                                                    PORT_GPCLR_REG(PORTB)
#define PORTB_GPCHR
                                                    PORT_GPCHR_REG(PORTB)
                                                    PORT_ISFR_REG(PORTB)
#define PORTB_ISFR
/* PORTC */
#define PORTC_PCR0
                                                    PORT_PCR_REG(PORTC, 0)
                                                    PORT_PCR_REG(PORTC, 1)
#define PORTC_PCR1
                                                    PORT_PCR_REG(PORTC, 2)
#define PORTC_PCR2
#define PORTC PCR3
                                                    PORT_PCR_REG(PORTC, 3)
#define PORTC_PCR4
                                                    PORT_PCR_REG(PORTC, 4)
#define PORTC_PCR5
                                                    PORT_PCR_REG(PORTC, 5)
#define PORTC PCR6
                                                    PORT PCR REG(PORTC, 6)
#define PORTC PCR7
                                                    PORT_PCR_REG(PORTC, 7)
#define PORTC PCR8
                                                    PORT_PCR_REG(PORTC, 8)
#define PORTC PCR9
                                                    PORT_PCR_REG(PORTC, 9)
#define PORTC_PCR10
                                                    PORT_PCR_REG(PORTC, 10)
#define PORTC_PCR11
                                                    PORT_PCR_REG(PORTC, 11)
#define PORTC_PCR12
                                                    PORT_PCR_REG(PORTC, 12)
#define PORTC PCR13
                                                    PORT_PCR_REG(PORTC, 13)
                                                    PORT_PCR_REG(PORTC, 14)
#define PORTC_PCR14
                                                    PORT_PCR_REG(PORTC, 15)
#define PORTC_PCR15
#define PORTC_PCR16
                                                    PORT_PCR_REG(PORTC, 16)
#define PORTC_PCR17
                                                    PORT_PCR_REG(PORTC, 17)
                                                    PORT_PCR_REG(PORTC, 18)
#define PORTC_PCR18
#define PORTC_PCR19
                                                    PORT_PCR_REG(PORTC, 19)
#define PORTC_PCR20
                                                    PORT_PCR_REG(PORTC, 20)
#define PORTC PCR21
                                                    PORT PCR REG(PORTC, 21)
#define PORTC PCR22
                                                    PORT PCR REG(PORTC, 22)
#define PORTC_PCR23
                                                    PORT_PCR_REG(PORTC, 23)
#define PORTC_PCR24
                                                    PORT_PCR_REG(PORTC, 24)
#define PORTC_PCR25
                                                    PORT_PCR_REG(PORTC, 25)
#define PORTC PCR26
                                                    PORT_PCR_REG(PORTC, 26)
#define PORTC_PCR27
                                                    PORT_PCR_REG(PORTC, 27)
                                                    PORT_PCR_REG(PORTC, 28)
#define PORTC_PCR28
#define PORTC_PCR29
                                                    PORT PCR REG(PORTC, 29)
#define PORTC_PCR30
                                                    PORT_PCR_REG(PORTC, 30)
#define PORTC_PCR31
                                                    PORT_PCR_REG(PORTC, 31)
#define PORTC_GPCLR
                                                    PORT_GPCLR_REG(PORTC)
#define PORTC_GPCHR
                                                    PORT_GPCHR_REG(PORTC)
#define PORTC_ISFR
                                                    PORT_ISFR_REG(PORTC)
/* PORTD */
#define PORTD_PCR0
                                                    PORT PCR REG(PORTD, 0)
#define PORTD PCR1
                                                    PORT_PCR_REG(PORTD, 1)
                                                    PORT_PCR_REG(PORTD, 2)
#define PORTD PCR2
#define PORTD PCR3
                                                    PORT PCR REG(PORTD, 3)
#define PORTD_PCR4
                                                    PORT_PCR_REG(PORTD, 4)
#define PORTD_PCR5
                                                    PORT_PCR_REG(PORTD, 5)
#define PORTD_PCR6
                                                    PORT_PCR_REG(PORTD, 6)
#define PORTD PCR7
                                                    PORT_PCR_REG(PORTD, 7)
#define PORTD_PCR8
                                                    PORT_PCR_REG(PORTD, 8)
#define PORTD_PCR9
                                                    PORT_PCR_REG(PORTD, 9)
```

```
#define PORTD_PCR10
                                                    PORT_PCR_REG(PORTD, 10)
                                                    PORT_PCR_REG(PORTD, 11)
#define PORTD_PCR11
#define PORTD PCR12
                                                    PORT_PCR_REG(PORTD, 12)
#define PORTD_PCR13
                                                    PORT_PCR_REG(PORTD, 13)
#define PORTD PCR14
                                                    PORT_PCR_REG(PORTD, 14)
#define PORTD PCR15
                                                    PORT PCR REG(PORTD, 15)
#define PORTD PCR16
                                                    PORT_PCR_REG(PORTD, 16)
#define PORTD_PCR17
                                                    PORT_PCR_REG(PORTD, 17)
                                                    PORT_PCR_REG(PORTD, 18)
#define PORTD_PCR18
#define PORTD_PCR19
                                                    PORT_PCR_REG(PORTD, 19)
#define PORTD_PCR20
                                                    PORT_PCR_REG(PORTD, 20)
                                                    PORT_PCR_REG(PORTD, 21)
#define PORTD_PCR21
#define PORTD PCR22
                                                    PORT PCR REG(PORTD, 22)
#define PORTD_PCR23
                                                    PORT_PCR_REG(PORTD, 23)
                                                    PORT_PCR_REG(PORTD, 24)
#define PORTD_PCR24
                                                    PORT_PCR_REG(PORTD, 25)
#define PORTD_PCR25
#define PORTD PCR26
                                                    PORT_PCR_REG(PORTD, 26)
#define PORTD_PCR27
                                                    PORT_PCR_REG(PORTD, 27)
#define PORTD_PCR28
                                                    PORT_PCR_REG(PORTD, 28)
#define PORTD PCR29
                                                    PORT PCR REG(PORTD, 29)
#define PORTD_PCR30
                                                    PORT_PCR_REG(PORTD, 30)
                                                    PORT_PCR_REG(PORTD, 31)
#define PORTD_PCR31
#define PORTD GPCLR
                                                    PORT GPCLR REG(PORTD)
#define PORTD_GPCHR
                                                    PORT_GPCHR_REG(PORTD)
#define PORTD_ISFR
                                                    PORT_ISFR_REG(PORTD)
/* PORTE */
                                                    PORT_PCR_REG(PORTE, 0)
#define PORTE PCR0
                                                    PORT_PCR_REG(PORTE, 1)
#define PORTE_PCR1
                                                    PORT_PCR_REG(PORTE, 2)
#define PORTE_PCR2
#define PORTE_PCR3
                                                    PORT_PCR_REG(PORTE, 3)
#define PORTE_PCR4
                                                    PORT_PCR_REG(PORTE, 4)
#define PORTE_PCR5
                                                    PORT_PCR_REG(PORTE, 5)
#define PORTE_PCR6
                                                    PORT_PCR_REG(PORTE, 6)
#define PORTE_PCR7
                                                    PORT_PCR_REG(PORTE, 7)
                                                    PORT PCR REG(PORTE, 8)
#define PORTE PCR8
#define PORTE PCR9
                                                    PORT PCR REG(PORTE, 9)
#define PORTE_PCR10
                                                    PORT_PCR_REG(PORTE, 10)
#define PORTE_PCR11
                                                    PORT_PCR_REG(PORTE, 11)
#define PORTE_PCR12
                                                    PORT_PCR_REG(PORTE, 12)
#define PORTE PCR13
                                                    PORT_PCR_REG(PORTE, 13)
#define PORTE_PCR14
                                                    PORT_PCR_REG(PORTE, 14)
                                                    PORT_PCR_REG(PORTE, 15)
#define PORTE_PCR15
#define PORTE PCR16
                                                    PORT PCR REG(PORTE, 16)
                                                    PORT_PCR_REG(PORTE, 17)
#define PORTE_PCR17
#define PORTE_PCR18
                                                    PORT_PCR_REG(PORTE, 18)
                                                    PORT_PCR_REG(PORTE, 19)
#define PORTE_PCR19
#define PORTE_PCR20
                                                    PORT_PCR_REG(PORTE, 20)
#define PORTE_PCR21
                                                    PORT_PCR_REG(PORTE, 21)
                                                    PORT_PCR_REG(PORTE, 22)
#define PORTE_PCR22
#define PORTE_PCR23
                                                    PORT PCR REG(PORTE, 23)
#define PORTE PCR24
                                                    PORT_PCR_REG(PORTE, 24)
#define PORTE PCR25
                                                    PORT_PCR_REG(PORTE, 25)
#define PORTE PCR26
                                                    PORT PCR REG(PORTE, 26)
#define PORTE_PCR27
                                                    PORT_PCR_REG(PORTE, 27)
#define PORTE_PCR28
                                                    PORT_PCR_REG(PORTE, 28)
#define PORTE_PCR29
                                                    PORT_PCR_REG(PORTE, 29)
#define PORTE_PCR30
                                                    PORT_PCR_REG(PORTE, 30)
#define PORTE_PCR31
                                                    PORT_PCR_REG(PORTE, 31)
#define PORTE_GPCLR
                                                    PORT_GPCLR_REG(PORTE)
```

```
#define PORTE_GPCHR
                                         PORT_GPCHR_REG(PORTE)
                                         PORT_ISFR_REG(PORTE)
#define PORTE_ISFR
/* PORT - Register array accessors */
#define PORTA_PCR(index)
                                         PORT_PCR_REG(PORTA, index)
#define PORTB PCR(index)
                                         PORT PCR REG(PORTB, index)
#define PORTC_PCR(index)
                                         PORT_PCR_REG(PORTC, index)
#define PORTD_PCR(index)
                                         PORT_PCR_REG(PORTD, index)
                                         PORT_PCR_REG(PORTE, index)
#define PORTE_PCR(index)
/*!
* @}
*/ /* end of group PORT_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group PORT_Peripheral_Access_Layer */
/* -----
  -- RCM Peripheral Access Layer
  */
 * @addtogroup RCM_Peripheral_Access_Layer RCM Peripheral Access Layer
* @{
*/
/** RCM - Register Layout Typedef */
typedef struct {
 __I uint8_t SRS0;
                                          /**< System Reset Status
Register 0, offset: 0x0 */
 __I uint8_t SRS1;
                                          /**< System Reset Status
Register 1, offset: 0x1 */
     uint8 t RESERVED 0[2];
   _IO uint8_t RPFC;
                                          /**< Reset Pin Filter Control
register, offset: 0x4 */
                                          /**< Reset Pin Filter Width
 __IO uint8_t RPFW;
register, offset: 0x5 */
} RCM_Type, *RCM_MemMapPtr;
/* ------
  -- RCM - Register accessor macros
  */
* @addtogroup RCM_Register_Accessor_Macros RCM - Register accessor macros
* @{
*/
/* RCM - Register accessors */
                                         ((base)->SRS0)
#define RCM_SRS0_REG(base)
#define RCM_SRS1_REG(base)
                                         ((base)->SRS1)
#define RCM_RPFC_REG(base)
                                         ((base)->RPFC)
#define RCM_RPFW_REG(base)
                                         ((base)->RPFW)
/*!
```

```
*/ /* end of group RCM_Register_Accessor_Macros */
/* -------
   -- RCM Register Masks
 * @addtogroup RCM_Register_Masks RCM Register Masks
 * @{
/* SRS0 Bit Fields */
#define RCM_SRSO_WAKEUP_MASK
                                                  0x1u
#define RCM_SRS0_WAKEUP_SHIFT
                                                  0
#define RCM_SRSO_WAKEUP_WIDTH
                                                  1
#define RCM_SRS0_WAKEUP(x)
                                                  (((uint8_t)((uint8_t)
(x))<<RCM_SRS0_WAKEUP_SHIFT))&RCM_SRS0_WAKEUP_MASK)
#define RCM SRS0 LVD MASK
                                                  0x2u
#define RCM_SRS0_LVD_SHIFT
#define RCM_SRS0_LVD_WIDTH
#define RCM_SRS0_LVD(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<RCM_SRS0_LVD_SHIFT))&RCM_SRS0_LVD_MASK)
#define RCM_SRS0_LOC_MASK
                                                  0x4u
#define RCM_SRS0_LOC_SHIFT
                                                  2
#define RCM_SRS0_LOC_WIDTH
#define RCM_SRS0_LOC(x)
                                                  (((uint8_t)((uint8_t)
(x))<<RCM_SRS0_LOC_SHIFT))&RCM_SRS0_LOC_MASK)
#define RCM_SRS0_LOL_MASK
                                                  0x8u
#define RCM_SRS0_LOL_SHIFT
                                                  3
#define RCM_SRS0_LOL_WIDTH
#define RCM_SRS0_LOL(x)
                                                  (((uint8_t)((uint8_t)
(x))<<RCM_SRS0_LOL_SHIFT))&RCM_SRS0_LOL_MASK)
#define RCM_SRS0_WD0G_MASK
                                                  0x20u
#define RCM SRS0 WDOG SHIFT
                                                  5
#define RCM_SRS0_WDOG_WIDTH
                                                  1
#define RCM_SRS0_WDOG(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<RCM_SRS0_WDOG_SHIFT))&RCM_SRS0_WDOG_MASK)
#define RCM_SRSO_PIN_MASK
                                                  0x40u
#define RCM_SRS0_PIN_SHIFT
                                                  6
#define RCM_SRSO_PIN_WIDTH
#define RCM_SRS0_PIN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<RCM_SRS0_PIN_SHIFT))&RCM_SRS0_PIN_MASK)
#define RCM_SRS0_POR_MASK
                                                  0x80u
#define RCM_SRS0_POR_SHIFT
                                                  7
#define RCM_SRSO_POR_WIDTH
#define RCM_SRS0_POR(x)
                                                  (((uint8_t)((uint8_t)
(x))<<RCM_SRS0_POR_SHIFT))&RCM_SRS0_POR_MASK)
/* SRS1 Bit Fields */
#define RCM_SRS1_LOCKUP_MASK
                                                  0x2u
#define RCM_SRS1_LOCKUP_SHIFT
                                                  1
#define RCM SRS1 LOCKUP WIDTH
#define RCM_SRS1_LOCKUP(x)
                                                  (((uint8_t)((uint8_t)
(x))<<RCM_SRS1_LOCKUP_SHIFT))&RCM_SRS1_LOCKUP_MASK)
#define RCM_SRS1_SW_MASK
                                                  0x4u
#define RCM_SRS1_SW_SHIFT
                                                  2
#define RCM_SRS1_SW_WIDTH
#define RCM_SRS1_SW(x)
                                                  (((uint8_t)(((uint8_t)
```

```
(x))<<RCM_SRS1_SW_SHIFT))&RCM_SRS1_SW_MASK)
#define RCM_SRS1_MDM_AP_MASK
                                                  0x8u
#define RCM_SRS1_MDM_AP_SHIFT
                                                  3
#define RCM_SRS1_MDM_AP_WIDTH
                                                  1
#define RCM SRS1 MDM AP(x)
                                                  (((uint8_t)((uint8_t)
(x))<<RCM SRS1 MDM AP SHIFT))&RCM SRS1 MDM AP MASK)
#define RCM SRS1 SACKERR MASK
                                                  0x20u
#define RCM_SRS1_SACKERR_SHIFT
#define RCM_SRS1_SACKERR_WIDTH
#define RCM_SRS1_SACKERR(x)
                                                  (((uint8_t)((uint8_t)
(x))<<RCM_SRS1_SACKERR_SHIFT))&RCM_SRS1_SACKERR_MASK)
/* RPFC Bit Fields */
#define RCM RPFC RSTFLTSRW MASK
                                                  0x3u
#define RCM_RPFC_RSTFLTSRW_SHIFT
                                                  0
#define RCM_RPFC_RSTFLTSRW_WIDTH
                                                  2
#define RCM_RPFC_RSTFLTSRW(x)
                                                  (((uint8_t)((uint8_t)
(x))<<RCM_RPFC_RSTFLTSRW_SHIFT))&RCM_RPFC_RSTFLTSRW_MASK)
#define RCM_RPFC_RSTFLTSS_MASK
                                                  0x4u
#define RCM_RPFC_RSTFLTSS_SHIFT
#define RCM RPFC RSTFLTSS WIDTH
#define RCM_RPFC_RSTFLTSS(x)
                                                  (((uint8_t)((uint8_t)
(x))<<RCM_RPFC_RSTFLTSS_SHIFT))&RCM_RPFC_RSTFLTSS_MASK)
/* RPFW Bit Fields */
#define RCM_RPFW_RSTFLTSEL_MASK
                                                  0x1Fu
#define RCM_RPFW_RSTFLTSEL_SHIFT
                                                  Θ
                                                  5
#define RCM_RPFW_RSTFLTSEL_WIDTH
#define RCM_RPFW_RSTFLTSEL(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<RCM_RPFW_RSTFLTSEL_SHIFT))&RCM_RPFW_RSTFLTSEL_MASK)
/*!
 * @}
 */ /* end of group RCM_Register_Masks */
/* RCM - Peripheral instance base addresses */
/** Peripheral RCM base address */
#define RCM BASE
                                                  (0x4007F000u)
/** Peripheral RCM base pointer */
#define RCM
                                                  ((RCM_Type *)RCM_BASE)
#define RCM BASE PTR
                                                  (RCM)
/** Array initializer of RCM peripheral base addresses */
#define RCM_BASE_ADDRS
                                                  { RCM_BASE }
/** Array initializer of RCM peripheral base pointers */
#define RCM_BASE_PTRS
                                                  { RCM }
   -- RCM - Register accessor macros
/*!
 * @addtogroup RCM_Register_Accessor_Macros RCM - Register accessor macros
 * @{
 */
/* RCM - Register instance definitions */
/* RCM */
#define RCM_SRS0
                                                  RCM_SRSO_REG(RCM)
#define RCM_SRS1
                                                  RCM_SRS1_REG(RCM)
```

```
#define RCM_RPFC
                                         RCM_RPFC_REG(RCM)
#define RCM RPFW
                                         RCM_RPFW_REG(RCM)
/*!
* @}
*/ /* end of group RCM_Register_Accessor_Macros */
/*!
*/ /* end of group RCM_Peripheral_Access_Layer */
/* -----
  -- ROM Peripheral Access Layer
  -----*/
* @addtogroup ROM_Peripheral_Access_Layer ROM Peripheral Access Layer
* @{
*/
/** ROM - Register Layout Typedef */
typedef struct {
                                           /**< Entry, array offset: 0x0,
 __I uint32_t ENTRY[3];
array step: 0x4 */
 __I uint32_t TABLEMARK;
                                           /**< End of Table Marker
Register, offset: 0xC */
     uint8_t RESERVED_0[4028];
  _I uint32_t SYSACCESS;
                                           /** < System Access Register,
offset: 0xFCC */
                                           /**< Peripheral ID Register,
  _I uint32_t PERIPHID4;
offset: 0xFD0 */
                                           /**< Peripheral ID Register,
 __I uint32_t PERIPHID5;
offset: 0xFD4 */
                                           /**< Peripheral ID Register,
  I uint32 t PERIPHID6;
offset: 0xFD8 */
                                           /**< Peripheral ID Register,
  __I uint32_t PERIPHID7;
offset: 0xFDC */
  _I uint32_t PERIPHID0;
                                           /**< Peripheral ID Register,
offset: 0xFE0 */
 __I uint32_t PERIPHID1;
                                           /**< Peripheral ID Register,</pre>
offset: 0xFE4 */
                                           /**< Peripheral ID Register,
 __I uint32_t PERIPHID2;
offset: 0xFE8 */
 __I uint32_t PERIPHID3;
                                           /**< Peripheral ID Register,
offset: 0xFEC */
 __I uint32_t COMPID[4];
                                           /** < Component ID Register,
array offset: 0xFF0, array step: 0x4 */
} ROM_Type, *ROM_MemMapPtr;
/* -----
  -- ROM - Register accessor macros
  */
/*!
^{\star} @addtogroup ROM_Register_Accessor_Macros ROM - Register accessor macros
* @{
*/
```

```
/* ROM - Register accessors */
#define ROM_ENTRY_REG(base,index)
                                                ((base)->ENTRY[index])
#define ROM_ENTRY_COUNT
#define ROM TABLEMARK REG(base)
                                                ((base)->TABLEMARK)
#define ROM_SYSACCESS_REG(base)
                                                ((base)->SYSACCESS)
#define ROM_PERIPHID4_REG(base)
                                                ((base)->PERIPHID4)
#define ROM_PERIPHID5_REG(base)
                                                ((base)->PERIPHID5)
#define ROM_PERIPHID6_REG(base)
                                                ((base)->PERIPHID6)
#define ROM_PERIPHID7_REG(base)
                                                ((base)->PERIPHID7)
#define ROM_PERIPHIDO_REG(base)
                                                ((base)->PERIPHID0)
#define ROM_PERIPHID1_REG(base)
                                                ((base)->PERIPHID1)
#define ROM_PERIPHID2_REG(base)
                                                ((base)->PERIPHID2)
#define ROM_PERIPHID3_REG(base)
                                                ((base)->PERIPHID3)
#define ROM_COMPID_REG(base,index)
                                                ((base)->COMPID[index])
#define ROM_COMPID_COUNT
/*!
* @}
 */ /* end of group ROM_Register_Accessor_Macros */
   -- ROM Register Masks
   */
/*!
 * @addtogroup ROM_Register_Masks ROM Register Masks
*/
/* ENTRY Bit Fields */
#define ROM_ENTRY_ENTRY_MASK
                                                0xFFFFFFFu
#define ROM_ENTRY_ENTRY_SHIFT
                                                0
#define ROM_ENTRY_ENTRY_WIDTH
                                                32
#define ROM_ENTRY_ENTRY(x)
                                                (((uint32_t)((uint32_t)
(x))<<ROM_ENTRY_ENTRY_SHIFT))&ROM_ENTRY_ENTRY_MASK)
/* TABLEMARK Bit Fields */
#define ROM_TABLEMARK_MARK_MASK
                                                0xFFFFFFFu
#define ROM_TABLEMARK_MARK_SHIFT
                                                Θ
#define ROM_TABLEMARK_MARK_WIDTH
                                                32
#define ROM_TABLEMARK_MARK(x)
                                                (((uint32_t)((uint32_t)
(x))<<ROM_TABLEMARK_MARK_SHIFT))&ROM_TABLEMARK_MARK_MASK)
/* SYSACCESS Bit Fields */
#define ROM_SYSACCESS_SYSACCESS_MASK
                                                0xFFFFFFFu
#define ROM_SYSACCESS_SYSACCESS_SHIFT
                                                0
#define ROM_SYSACCESS_SYSACCESS_WIDTH
                                                32
#define ROM_SYSACCESS_SYSACCESS(x)
                                                (((uint32_t)((uint32_t)
(x))<<ROM_SYSACCESS_SYSACCESS_SHIFT))&ROM_SYSACCESS_SYSACCESS_MASK)
/* PERIPHID4 Bit Fields */
#define ROM_PERIPHID4_PERIPHID_MASK
                                                0xFFFFFFFu
#define ROM_PERIPHID4_PERIPHID_SHIFT
                                                0
#define ROM_PERIPHID4_PERIPHID_WIDTH
                                                32
#define ROM_PERIPHID4_PERIPHID(x)
                                                (((uint32_t)((uint32_t)
(x))<<ROM_PERIPHID4_PERIPHID_SHIFT))&ROM_PERIPHID4_PERIPHID_MASK)</pre>
/* PERIPHID5 Bit Fields */
#define ROM_PERIPHID5_PERIPHID_MASK
                                                0xFFFFFFFu
#define ROM_PERIPHID5_PERIPHID_SHIFT
                                                0
```

```
#define ROM_PERIPHID5_PERIPHID_WIDTH
                                                 32
                                                 (((uint32_t)((uint32_t)
#define ROM_PERIPHID5_PERIPHID(x)
(x))<<ROM_PERIPHID5_PERIPHID_SHIFT))&ROM_PERIPHID5_PERIPHID_MASK)
/* PERIPHID6 Bit Fields */
#define ROM_PERIPHID6_PERIPHID_MASK
                                                 0xFFFFFFFu
#define ROM PERIPHID6 PERIPHID SHIFT
#define ROM_PERIPHID6_PERIPHID_WIDTH
                                                 32
#define ROM_PERIPHID6_PERIPHID(x)
                                                 (((uint32_t)(((uint32_t)
(x))<<ROM_PERIPHID6_PERIPHID_SHIFT))&ROM_PERIPHID6_PERIPHID_MASK)
/* PERIPHID7 Bit Fields */
#define ROM_PERIPHID7_PERIPHID_MASK
                                                 0xFFFFFFFu
#define ROM_PERIPHID7_PERIPHID_SHIFT
                                                 Θ
#define ROM_PERIPHID7_PERIPHID_WIDTH
                                                 32
#define ROM_PERIPHID7_PERIPHID(x)
                                                 (((uint32_t)((uint32_t)
(x))<<ROM_PERIPHID7_PERIPHID_SHIFT))&ROM_PERIPHID7_PERIPHID_MASK)
/* PERIPHIDO Bit Fields */
#define ROM_PERIPHID0_PERIPHID_MASK
                                                 0xFFFFFFFu
#define ROM_PERIPHIDO_PERIPHID_SHIFT
                                                 0
#define ROM_PERIPHIDO_PERIPHID_WIDTH
                                                 32
#define ROM PERIPHID0 PERIPHID(x)
                                                 (((uint32_t)((uint32_t)
(x))<<ROM_PERIPHIDO_PERIPHID_SHIFT))&ROM_PERIPHIDO_PERIPHID_MASK)
/* PERIPHID1 Bit Fields */
#define ROM_PERIPHID1_PERIPHID_MASK
                                                 0xFFFFFFFu
#define ROM_PERIPHID1_PERIPHID_SHIFT
                                                 0
#define ROM_PERIPHID1_PERIPHID_WIDTH
                                                 32
#define ROM_PERIPHID1_PERIPHID(x)
                                                 (((uint32_t)((uint32_t)
(x))<<ROM_PERIPHID1_PERIPHID_SHIFT))&ROM_PERIPHID1_PERIPHID_MASK)
/* PERIPHID2 Bit Fields */
#define ROM_PERIPHID2_PERIPHID_MASK
                                                 0xFFFFFFFu
#define ROM_PERIPHID2_PERIPHID_SHIFT
#define ROM_PERIPHID2_PERIPHID_WIDTH
                                                 32
#define ROM_PERIPHID2_PERIPHID(x)
                                                 (((uint32_t)((uint32_t)
(x))<<ROM_PERIPHID2_PERIPHID_SHIFT))&ROM_PERIPHID2_PERIPHID_MASK)
/* PERIPHID3 Bit Fields */
#define ROM_PERIPHID3_PERIPHID_MASK
                                                 0xFFFFFFFu
#define ROM_PERIPHID3_PERIPHID_SHIFT
                                                 0
#define ROM_PERIPHID3_PERIPHID_WIDTH
                                                 32
#define ROM_PERIPHID3_PERIPHID(x)
                                                 (((uint32_t)((uint32_t)
(x))<<ROM_PERIPHID3_PERIPHID_SHIFT))&ROM_PERIPHID3_PERIPHID_MASK)
/* COMPID Bit Fields */
#define ROM_COMPID_COMPID_MASK
                                                 0xFFFFFFFu
#define ROM_COMPID_COMPID_SHIFT
                                                 0
#define ROM_COMPID_COMPID_WIDTH
                                                 32
#define ROM_COMPID_COMPID(x)
                                                 (((uint32_t)((uint32_t)
(x))<<ROM_COMPID_COMPID_SHIFT))&ROM_COMPID_COMPID_MASK)
/*!
 * @}
 */ /* end of group ROM_Register_Masks */
/* ROM - Peripheral instance base addresses */
/** Peripheral ROM base address */
#define ROM_BASE
                                                 (0xF0002000u)
/** Peripheral ROM base pointer */
#define ROM
                                                 ((ROM_Type *)ROM_BASE)
#define ROM_BASE_PTR
                                                 (ROM)
/** Array initializer of ROM peripheral base addresses */
#define ROM_BASE_ADDRS
                                                 { ROM_BASE }
```

```
/** Array initializer of ROM peripheral base pointers */
#define ROM_BASE_PTRS
  -- ROM - Register accessor macros
  */
* @addtogroup ROM_Register_Accessor_Macros ROM - Register accessor macros
* @{
*/
/* ROM - Register instance definitions */
/* ROM */
#define ROM_ENTRY0
                                           ROM_ENTRY_REG(ROM, 0)
#define ROM_ENTRY1
                                           ROM_ENTRY_REG(ROM, 1)
#define ROM_ENTRY2
                                           ROM_ENTRY_REG(ROM, 2)
#define ROM_TABLEMARK
                                           ROM_TABLEMARK_REG(ROM)
#define ROM SYSACCESS
                                           ROM SYSACCESS REG(ROM)
#define ROM_PERIPHID4
                                           ROM_PERIPHID4_REG(ROM)
#define ROM_PERIPHID5
                                           ROM_PERIPHID5_REG(ROM)
#define ROM_PERIPHID6
                                           ROM_PERIPHID6_REG(ROM)
#define ROM_PERIPHID7
                                           ROM_PERIPHID7_REG(ROM)
#define ROM_PERIPHID0
                                           ROM_PERIPHIDO_REG(ROM)
#define ROM_PERIPHID1
                                           ROM_PERIPHID1_REG(ROM)
#define ROM_PERIPHID2
                                           ROM_PERIPHID2_REG(ROM)
                                           ROM_PERIPHID3_REG(ROM)
#define ROM_PERIPHID3
#define ROM_COMPID0
                                           ROM_COMPID_REG(ROM, 0)
#define ROM_COMPID1
                                           ROM_COMPID_REG(ROM, 1)
#define ROM_COMPID2
                                           ROM_COMPID_REG(ROM, 2)
#define ROM_COMPID3
                                           ROM_COMPID_REG(ROM, 3)
/* ROM - Register array accessors */
#define ROM ENTRY(index)
                                           ROM_ENTRY_REG(ROM, index)
#define ROM_COMPID(index)
                                           ROM COMPID REG(ROM, index)
/*!
* @}
*/ /* end of group ROM_Register_Accessor_Macros */
/*!
*/ /* end of group ROM_Peripheral_Access_Layer */
/* -----
  -- RTC Peripheral Access Layer
  */
/*!
 * @addtogroup RTC Peripheral Access Layer RTC Peripheral Access Layer
* @{
*/
/** RTC - Register Layout Typedef */
typedef struct {
                                             /**< RTC Time Seconds Register,
 __IO uint32_t TSR;
```

```
offset: 0x0 */
                                           /**< RTC Time Prescaler
 __IO uint32_t TPR;
Register, offset: 0x4 */
                                           /**< RTC Time Alarm Register,
  __IO uint32_t TAR;
offset: 0x8 */
                                           /**< RTC Time Compensation
 IO uint32 t TCR;
Register, offset: 0xC */
                                           /**< RTC Control Register,
 ___IO uint32_t CR;
offset: 0x10 */
  _IO uint32_t SR;
                                           /** < RTC Status Register,
offset: 0x14 */
                                           /**< RTC Lock Register, offset:
 __IO uint32_t LR;
0x18 */
                                           /**< RTC Interrupt Enable
 __IO uint32_t IER;
Register, offset: 0x1C */
} RTC_Type, *RTC_MemMapPtr;
/* ------
  -- RTC - Register accessor macros
  */
* @addtogroup RTC_Register_Accessor_Macros RTC - Register accessor macros
* @{
*/
/* RTC - Register accessors */
#define RTC_TSR_REG(base)
                                         ((base)->TSR)
#define RTC_TPR_REG(base)
                                         ((base)->TPR)
#define RTC_TAR_REG(base)
                                         ((base)->TAR)
#define RTC_TCR_REG(base)
                                         ((base)->TCR)
#define RTC_CR_REG(base)
                                         ((base)->CR)
#define RTC_SR_REG(base)
                                         ((base)->SR)
#define RTC_LR_REG(base)
                                         ((base)->LR)
#define RTC IER REG(base)
                                         ((base)->IER)
/*!
* @}
*/ /* end of group RTC_Register_Accessor_Macros */
/* ------
  -- RTC Register Masks
  */
 * @addtogroup RTC_Register_Masks RTC Register Masks
* @{
*/
/* TSR Bit Fields */
#define RTC TSR TSR MASK
                                         0xFFFFFFFu
#define RTC_TSR_TSR_SHIFT
#define RTC_TSR_TSR_WIDTH
#define RTC_TSR_TSR(x)
                                         (((uint32_t)((uint32_t)
(x))<<RTC_TSR_TSR_SHIFT))&RTC_TSR_TSR_MASK)
/* TPR Bit Fields */
#define RTC_TPR_TPR_MASK
                                         0xFFFFu
```

```
#define RTC_TPR_TPR_SHIFT
                                                  0
#define RTC_TPR_TPR_WIDTH
                                                  16
#define RTC_TPR_TPR(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_TPR_TPR_SHIFT))&RTC_TPR_TPR_MASK)
/* TAR Bit Fields */
#define RTC TAR TAR MASK
                                                  0xFFFFFFFu
#define RTC_TAR_TAR_SHIFT
                                                  0
#define RTC_TAR_TAR_WIDTH
                                                  32
#define RTC_TAR_TAR(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_TAR_TAR_SHIFT))&RTC_TAR_TAR_MASK)
/* TCR Bit Fields */
#define RTC_TCR_TCR_MASK
                                                  0xFFu
#define RTC_TCR_TCR_SHIFT
                                                  0
#define RTC_TCR_TCR_WIDTH
#define RTC_TCR_TCR(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_TCR_TCR_SHIFT))&RTC_TCR_TCR_MASK)
#define RTC_TCR_CIR_MASK
                                                  0xFF00u
#define RTC_TCR_CIR_SHIFT
                                                  8
#define RTC_TCR_CIR_WIDTH
                                                  8
#define RTC TCR CIR(x)
                                                  (((uint32_t)(((uint32_t)
(x))<<RTC_TCR_CIR_SHIFT))&RTC_TCR_CIR_MASK)
#define RTC_TCR_TCV_MASK
                                                  0xFF0000u
#define RTC_TCR_TCV_SHIFT
                                                  16
#define RTC_TCR_TCV_WIDTH
                                                  8
#define RTC_TCR_TCV(x)
                                                  (((uint32_t)(((uint32_t)
(x))<<RTC_TCR_TCV_SHIFT))&RTC_TCR_TCV_MASK)
#define RTC_TCR_CIC_MASK
                                                  0xFF000000u
#define RTC_TCR_CIC_SHIFT
                                                  24
#define RTC_TCR_CIC_WIDTH
#define RTC_TCR_CIC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_TCR_CIC_SHIFT))&RTC_TCR_CIC_MASK)
/* CR Bit Fields */
#define RTC CR SWR MASK
                                                  0x1u
#define RTC_CR_SWR_SHIFT
                                                  0
#define RTC CR SWR WIDTH
                                                  1
#define RTC_CR_SWR(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_CR_SWR_SHIFT))&RTC_CR_SWR_MASK)
#define RTC_CR_WPE_MASK
                                                  0x2u
#define RTC_CR_WPE_SHIFT
                                                  1
#define RTC_CR_WPE_WIDTH
#define RTC_CR_WPE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_CR_WPE_SHIFT))&RTC_CR_WPE_MASK)
#define RTC_CR_SUP_MASK
                                                  0x4u
#define RTC_CR_SUP_SHIFT
                                                  2
#define RTC_CR_SUP_WIDTH
                                                  1
#define RTC_CR_SUP(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_CR_SUP_SHIFT))&RTC_CR_SUP_MASK)
#define RTC_CR_UM_MASK
                                                  0x8u
#define RTC_CR_UM_SHIFT
                                                  3
#define RTC_CR_UM_WIDTH
                                                  1
                                                  (((uint32_t)(((uint32_t)
#define RTC_CR_UM(x)
(x))<<RTC_CR_UM_SHIFT))&RTC_CR_UM_MASK)
#define RTC CR OSCE MASK
                                                  0x100u
#define RTC_CR_OSCE_SHIFT
                                                  8
#define RTC_CR_OSCE_WIDTH
#define RTC_CR_OSCE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_CR_OSCE_SHIFT))&RTC_CR_OSCE_MASK)
#define RTC_CR_CLKO_MASK
                                                  0x200u
#define RTC_CR_CLKO_SHIFT
                                                  9
```

```
#define RTC_CR_CLKO_WIDTH
#define RTC_CR_CLKO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_CR_CLKO_SHIFT))&RTC_CR_CLKO_MASK)
#define RTC_CR_SC16P_MASK
                                                  0x400u
#define RTC_CR_SC16P_SHIFT
                                                  10
#define RTC CR SC16P WIDTH
#define RTC_CR_SC16P(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_CR_SC16P_SHIFT))&RTC_CR_SC16P_MASK)
#define RTC_CR_SC8P_MASK
                                                  0x800u
#define RTC_CR_SC8P_SHIFT
                                                  11
#define RTC_CR_SC8P_WIDTH
                                                  1
#define RTC_CR_SC8P(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_CR_SC8P_SHIFT))&RTC_CR_SC8P_MASK)
                                                  0x1000u
#define RTC_CR_SC4P_MASK
#define RTC_CR_SC4P_SHIFT
                                                  12
#define RTC_CR_SC4P_WIDTH
#define RTC_CR_SC4P(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_CR_SC4P_SHIFT))&RTC_CR_SC4P_MASK)
#define RTC_CR_SC2P_MASK
                                                  0x2000u
#define RTC CR SC2P SHIFT
                                                  13
#define RTC_CR_SC2P_WIDTH
#define RTC_CR_SC2P(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_CR_SC2P_SHIFT))&RTC_CR_SC2P_MASK)
/* SR Bit Fields */
#define RTC_SR_TIF_MASK
                                                  0x1u
#define RTC_SR_TIF_SHIFT
                                                  0
#define RTC_SR_TIF_WIDTH
#define RTC_SR_TIF(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_SR_TIF_SHIFT))&RTC_SR_TIF_MASK)
#define RTC_SR_TOF_MASK
                                                  0x2u
#define RTC_SR_TOF_SHIFT
                                                  1
#define RTC_SR_TOF_WIDTH
                                                  1
#define RTC_SR_TOF(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_SR_TOF_SHIFT))&RTC_SR_TOF_MASK)
#define RTC_SR_TAF_MASK
                                                  0x4u
#define RTC_SR_TAF_SHIFT
                                                  2
#define RTC_SR_TAF_WIDTH
                                                  1
#define RTC_SR_TAF(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_SR_TAF_SHIFT))&RTC_SR_TAF_MASK)
#define RTC_SR_TCE_MASK
                                                  0x10u
#define RTC_SR_TCE_SHIFT
                                                  4
#define RTC_SR_TCE_WIDTH
                                                  1
#define RTC_SR_TCE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_SR_TCE_SHIFT))&RTC_SR_TCE_MASK)
/* LR Bit Fields */
#define RTC_LR_TCL_MASK
                                                  0x8u
#define RTC_LR_TCL_SHIFT
                                                  3
#define RTC_LR_TCL_WIDTH
#define RTC_LR_TCL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_LR_TCL_SHIFT))&RTC_LR_TCL_MASK)
#define RTC_LR_CRL_MASK
                                                  0x10u
#define RTC_LR_CRL_SHIFT
                                                  4
#define RTC LR CRL WIDTH
#define RTC_LR_CRL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<RTC_LR_CRL_SHIFT))&RTC_LR_CRL_MASK)
#define RTC_LR_SRL_MASK
                                                  0x20u
#define RTC_LR_SRL_SHIFT
                                                  5
#define RTC_LR_SRL_WIDTH
#define RTC_LR_SRL(x)
                                                  (((uint32_t)((uint32_t)
```

```
(x))<<RTC_LR_SRL_SHIFT))&RTC_LR_SRL_MASK)
#define RTC_LR_LRL_MASK
                                               0x40u
#define RTC_LR_LRL_SHIFT
#define RTC_LR_LRL_WIDTH
                                               1
#define RTC_LR_LRL(x)
                                               (((uint32_t)((uint32_t)
(x))<<RTC_LR_LRL_SHIFT))&RTC_LR_LRL_MASK)
/* IER Bit Fields */
#define RTC_IER_TIIE_MASK
                                               0x1u
#define RTC_IER_TIIE_SHIFT
                                               0
#define RTC_IER_TIIE_WIDTH
#define RTC_IER_TIIE(x)
                                               (((uint32_t)((uint32_t)
(x))<<RTC_IER_TIIE_SHIFT))&RTC_IER_TIIE_MASK)</pre>
#define RTC_IER_TOIE_MASK
                                               0x2u
#define RTC_IER_TOIE_SHIFT
                                               1
#define RTC_IER_TOIE_WIDTH
                                               1
#define RTC_IER_TOIE(x)
                                               (((uint32_t)((uint32_t)
(x))<<RTC_IER_TOIE_SHIFT))&RTC_IER_TOIE_MASK)
#define RTC_IER_TAIE_MASK
                                               0x4u
#define RTC_IER_TAIE_SHIFT
                                               2
#define RTC IER TAIE WIDTH
#define RTC_IER_TAIE(x)
                                               (((uint32_t)((uint32_t)
(x))<<RTC_IER_TAIE_SHIFT))&RTC_IER_TAIE_MASK)</pre>
#define RTC_IER_TSIE_MASK
                                               0x10u
#define RTC_IER_TSIE_SHIFT
                                               4
#define RTC_IER_TSIE_WIDTH
                                               1
#define RTC_IER_TSIE(x)
                                               (((uint32_t)((uint32_t)
(x))<<RTC_IER_TSIE_SHIFT))&RTC_IER_TSIE_MASK)
#define RTC_IER_WPON_MASK
                                               0x80u
#define RTC_IER_WPON_SHIFT
                                               7
#define RTC_IER_WPON_WIDTH
                                               1
#define RTC_IER_WPON(x)
                                               (((uint32_t)((uint32_t)
(x))<<RTC_IER_WPON_SHIFT))&RTC_IER_WPON_MASK)
/*!
* @}
*/ /* end of group RTC_Register_Masks */
/* RTC - Peripheral instance base addresses */
/** Peripheral RTC base address */
#define RTC_BASE
                                               (0x4003D000u)
/** Peripheral RTC base pointer */
#define RTC
                                               ((RTC_Type *)RTC_BASE)
#define RTC_BASE_PTR
                                               (RTC)
/** Array initializer of RTC peripheral base addresses */
                                               { RTC_BASE }
#define RTC_BASE_ADDRS
/** Array initializer of RTC peripheral base pointers */
#define RTC_BASE_PTRS
                                               { RTC }
/* ------
   -- RTC - Register accessor macros
                                  */
 @addtogroup RTC_Register_Accessor_Macros RTC - Register accessor macros
* @{
 */
```

```
/* RTC - Register instance definitions */
/* RTC */
#define RTC_TSR
                                                RTC TSR REG(RTC)
#define RTC_TPR
                                                RTC_TPR_REG(RTC)
#define RTC_TAR
                                                RTC_TAR_REG(RTC)
#define RTC TCR
                                                RTC TCR REG(RTC)
#define RTC CR
                                                RTC_CR_REG(RTC)
#define RTC_SR
                                                RTC_SR_REG(RTC)
#define RTC_LR
                                                RTC_LR_REG(RTC)
#define RTC_IER
                                                RTC_IER_REG(RTC)
/*!
* @}
*/ /* end of group RTC_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group RTC_Peripheral_Access_Layer */
   -- SIM Peripheral Access Laver
   */
/*!
 * @addtogroup SIM_Peripheral_Access_Layer SIM Peripheral Access Layer
*/
/** SIM - Register Layout Typedef */
typedef struct {
   _IO uint32_t SOPT1;
                                                  /** < System Options Register 1,
offset: 0x0 */
  __IO uint32_t SOPT1CFG;
                                                  /**< SOPT1 Configuration
Register, offset: 0x4 */
      uint8_t RESERVED_0[4092];
                                                  /** < System Options Register 2,
   _IO uint32_t SOPT2;
offset: 0x1004 */
      uint8_t RESERVED_1[4];
   _IO uint32_t SOPT4;
                                                  /** < System Options Register 4,
offset: 0x100C */
  __IO uint32_t SOPT5;
                                                  /** < System Options Register 5,
offset: 0x1010 */
      uint8_t RESERVED_2[4];
                                                  /** < System Options Register 7,
  __IO uint32_t SOPT7;
offset: 0x1018 */
      uint8_t RESERVED_3[8];
   _I uint32_t SDID;
                                                  /**< System Device
Identification Register, offset: 0x1024 */
      uint8_t RESERVED_4[12];
   _IO uint32_t SCGC4;
                                                  /**< System Clock Gating Control
Register 4, offset: 0x1034 */
  _IO uint32_t SCGC5;
                                                  /**< System Clock Gating Control
Register 5, offset: 0x1038 */
 __IO uint32_t SCGC6;
                                                  /**< System Clock Gating Control
Register 6, offset: 0x103C */
 __IO uint32_t SCGC7;
                                                  /**< System Clock Gating Control</pre>
Register 7, offset: 0x1040 */
```

```
_IO uint32_t CLKDIV1;
                                              /**< System Clock Divider
Register 1, offset: 0x1044 */
      uint8_t RESERVED_5[4];
                                              /**< Flash Configuration
  _IO uint32_t FCFG1;
Register 1, offset: 0x104C */
 I uint32 t FCFG2;
                                              /**< Flash Configuration
Register 2, offset: 0x1050 */
      uint8_t RESERVED_6[4];
   _I uint32_t UIDMH;
                                              /**< Unique Identification
Register Mid-High, offset: 0x1058 */
 __I uint32_t UIDML;
                                              /**< Unique Identification</pre>
Register Mid Low, offset: 0x105C */
 __I uint32_t UIDL;
                                              /**< Unique Identification</pre>
Register Low, offset: 0x1060 */
      uint8_t RESERVED_7[156];
  _IO uint32_t COPC;
                                              /**< COP Control Register,
offset: 0x1100 */
  _0 uint32_t SRVCOP;
                                              /**< Service COP Register,
offset: 0x1104 */
} SIM_Type, *SIM_MemMapPtr;
/* -----
  -- SIM - Register accessor macros
  */
/*!
 * @addtogroup SIM_Register_Accessor_Macros SIM - Register accessor macros
*/
/* SIM - Register accessors */
#define SIM_SOPT1_REG(base)
                                             ((base)->SOPT1)
#define SIM_SOPT1CFG_REG(base)
                                             ((base)->SOPT1CFG)
#define SIM_SOPT2_REG(base)
                                             ((base)->SOPT2)
#define SIM SOPT4 REG(base)
                                             ((base)->SOPT4)
#define SIM_SOPT5_REG(base)
                                             ((base)->SOPT5)
#define SIM_SOPT7_REG(base)
                                             ((base)->SOPT7)
#define SIM_SDID_REG(base)
                                             ((base)->SDID)
#define SIM_SCGC4_REG(base)
                                             ((base)->SCGC4)
#define SIM_SCGC5_REG(base)
                                             ((base)->SCGC5)
#define SIM_SCGC6_REG(base)
                                             ((base)->SCGC6)
#define SIM_SCGC7_REG(base)
                                             ((base)->SCGC7)
#define SIM_CLKDIV1_REG(base)
                                             ((base)->CLKDIV1)
#define SIM_FCFG1_REG(base)
                                             ((base)->FCFG1)
#define SIM_FCFG2_REG(base)
                                             ((base)->FCFG2)
#define SIM_UIDMH_REG(base)
                                             ((base)->UIDMH)
#define SIM_UIDML_REG(base)
                                             ((base)->UIDML)
#define SIM_UIDL_REG(base)
                                             ((base)->UIDL)
                                             ((base)->COPC)
#define SIM_COPC_REG(base)
#define SIM_SRVCOP_REG(base)
                                             ((base)->SRVCOP)
/*!
 * @}
*/ /* end of group SIM_Register_Accessor_Macros */
/* -----
  -- SIM Register Masks
```

```
* @addtogroup SIM_Register_Masks SIM Register Masks
/* SOPT1 Bit Fields */
#define SIM_SOPT1_OSC32KSEL_MASK
                                                  0xC0000u
#define SIM_SOPT1_OSC32KSEL_SHIFT
                                                  18
#define SIM_SOPT1_OSC32KSEL_WIDTH
                                                  2
#define SIM_SOPT1_OSC32KSEL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT1_OSC32KSEL_SHIFT))&SIM_SOPT1_OSC32KSEL_MASK)
#define SIM_SOPT1_USBVSTBY_MASK
                                                  0x20000000u
#define SIM_SOPT1_USBVSTBY_SHIFT
#define SIM_SOPT1_USBVSTBY_WIDTH
#define SIM_SOPT1_USBVSTBY(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT1_USBVSTBY_SHIFT))&SIM_SOPT1_USBVSTBY_MASK)
#define SIM_SOPT1_USBSSTBY_MASK
                                                  0x40000000u
#define SIM_SOPT1_USBSSTBY_SHIFT
                                                  30
#define SIM_SOPT1_USBSSTBY_WIDTH
#define SIM_SOPT1_USBSSTBY(x)
                                                  (((uint32_t)(((uint32_t)
(x))<<SIM_SOPT1_USBSSTBY_SHIFT))&SIM_SOPT1_USBSSTBY_MASK)
#define SIM_SOPT1_USBREGEN_MASK
                                                  0x80000000u
#define SIM_SOPT1_USBREGEN_SHIFT
                                                  31
#define SIM_SOPT1_USBREGEN_WIDTH
                                                  1
#define SIM_SOPT1_USBREGEN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT1_USBREGEN_SHIFT))&SIM_SOPT1_USBREGEN_MASK)
/* SOPT1CFG Bit Fields */
#define SIM_SOPT1CFG_URWE_MASK
                                                  0x1000000u
#define SIM_SOPT1CFG_URWE_SHIFT
                                                  24
#define SIM_SOPT1CFG_URWE_WIDTH
                                                  1
#define SIM_SOPT1CFG_URWE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT1CFG_URWE_SHIFT))&SIM_SOPT1CFG_URWE_MASK)</pre>
#define SIM_SOPT1CFG_UVSWE_MASK
                                                  0x2000000u
#define SIM_SOPT1CFG_UVSWE_SHIFT
                                                  25
#define SIM_SOPT1CFG_UVSWE_WIDTH
                                                  1
#define SIM_SOPT1CFG_UVSWE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT1CFG_UVSWE_SHIFT))&SIM_SOPT1CFG_UVSWE_MASK)
#define SIM_SOPT1CFG_USSWE_MASK
                                                  0x4000000u
#define SIM_SOPT1CFG_USSWE_SHIFT
                                                  26
#define SIM_SOPT1CFG_USSWE_WIDTH
#define SIM_SOPT1CFG_USSWE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT1CFG_USSWE_SHIFT))&SIM_SOPT1CFG_USSWE_MASK)
/* SOPT2 Bit Fields */
#define SIM_SOPT2_RTCCLKOUTSEL_MASK
                                                  0x10u
#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT
#define SIM_SOPT2_RTCCLKOUTSEL_WIDTH
                                                  1
#define SIM_SOPT2_RTCCLKOUTSEL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT2_RTCCLKOUTSEL_SHIFT))&SIM_SOPT2_RTCCLKOUTSEL_MASK)
#define SIM_SOPT2_CLKOUTSEL_MASK
                                                  0xE0u
#define SIM_SOPT2_CLKOUTSEL_SHIFT
                                                  5
#define SIM_SOPT2_CLKOUTSEL_WIDTH
#define SIM_SOPT2_CLKOUTSEL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT2_CLKOUTSEL_SHIFT))&SIM_SOPT2_CLKOUTSEL_MASK)
#define SIM_SOPT2_PLLFLLSEL_MASK
                                                  0x10000u
#define SIM_SOPT2_PLLFLLSEL_SHIFT
                                                  16
```

(((uint32_t)((uint32_t)

#define SIM_SOPT2_PLLFLLSEL_WIDTH
#define SIM_SOPT2_PLLFLLSEL(x)

```
(x))<<SIM_SOPT2_PLLFLLSEL_SHIFT))&SIM_SOPT2_PLLFLLSEL_MASK)
#define SIM_SOPT2_USBSRC_MASK
                                                  0x40000u
#define SIM_SOPT2_USBSRC_SHIFT
#define SIM_SOPT2_USBSRC_WIDTH
                                                  1
#define SIM_SOPT2_USBSRC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM SOPT2 USBSRC SHIFT))&SIM SOPT2 USBSRC MASK)
#define SIM_SOPT2_TPMSRC_MASK
                                                  0x3000000u
#define SIM_SOPT2_TPMSRC_SHIFT
                                                  24
#define SIM_SOPT2_TPMSRC_WIDTH
#define SIM_SOPT2_TPMSRC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT2_TPMSRC_SHIFT))&SIM_SOPT2_TPMSRC_MASK)
#define SIM_SOPT2_UARTOSRC_MASK
                                                  0xC000000u
#define SIM_SOPT2_UARTOSRC_SHIFT
                                                  26
#define SIM_SOPT2_UARTOSRC_WIDTH
                                                  2
#define SIM_SOPT2_UARTOSRC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT2_UARTOSRC_SHIFT))&SIM_SOPT2_UARTOSRC_MASK)
/* SOPT4 Bit Fields */
#define SIM_SOPT4_TPM1CH0SRC_MASK
                                                  0x40000u
#define SIM_SOPT4_TPM1CH0SRC_SHIFT
                                                  18
#define SIM SOPT4 TPM1CH0SRC WIDTH
#define SIM_SOPT4_TPM1CH0SRC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT4_TPM1CH0SRC_SHIFT))&SIM_SOPT4_TPM1CH0SRC_MASK)
#define SIM_SOPT4_TPM2CH0SRC_MASK
                                                  0x100000u
#define SIM_SOPT4_TPM2CH0SRC_SHIFT
                                                  20
#define SIM_SOPT4_TPM2CH0SRC_WIDTH
                                                  1
#define SIM_SOPT4_TPM2CH0SRC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT4_TPM2CH0SRC_SHIFT))&SIM_SOPT4_TPM2CH0SRC_MASK)
#define SIM_SOPT4_TPMOCLKSEL_MASK
                                                  0x1000000u
#define SIM_SOPT4_TPMOCLKSEL_SHIFT
                                                  24
#define SIM_SOPT4_TPM0CLKSEL_WIDTH
#define SIM_SOPT4_TPMOCLKSEL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT4_TPM0CLKSEL_SHIFT))&SIM_SOPT4_TPM0CLKSEL_MASK)
#define SIM SOPT4 TPM1CLKSEL MASK
                                                  0x2000000u
#define SIM_SOPT4_TPM1CLKSEL_SHIFT
                                                  25
#define SIM_SOPT4_TPM1CLKSEL_WIDTH
#define SIM_SOPT4_TPM1CLKSEL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT4_TPM1CLKSEL_SHIFT))&SIM_SOPT4_TPM1CLKSEL_MASK)
#define SIM_SOPT4_TPM2CLKSEL_MASK
                                                  0x4000000u
#define SIM_SOPT4_TPM2CLKSEL_SHIFT
                                                  26
#define SIM_SOPT4_TPM2CLKSEL_WIDTH
#define SIM_SOPT4_TPM2CLKSEL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT4_TPM2CLKSEL_SHIFT))&SIM_SOPT4_TPM2CLKSEL_MASK)
/* SOPT5 Bit Fields */
#define SIM_SOPT5_UARTOTXSRC_MASK
                                                  0x3u
#define SIM_SOPT5_UARTOTXSRC_SHIFT
                                                  0
#define SIM_SOPT5_UARTOTXSRC_WIDTH
#define SIM_SOPT5_UARTOTXSRC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT5_UARTOTXSRC_SHIFT))&SIM_SOPT5_UARTOTXSRC_MASK)
#define SIM_SOPT5_UARTORXSRC_MASK
                                                  0x4u
#define SIM_SOPT5_UARTORXSRC_SHIFT
                                                  2
#define SIM_SOPT5_UARTORXSRC_WIDTH
#define SIM_SOPT5_UARTORXSRC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT5_UART0RXSRC_SHIFT))&SIM_SOPT5_UART0RXSRC_MASK)
#define SIM_SOPT5_UART1TXSRC_MASK
                                                  0x30u
#define SIM_SOPT5_UART1TXSRC_SHIFT
                                                  4
#define SIM_SOPT5_UART1TXSRC_WIDTH
                                                  2
#define SIM_SOPT5_UART1TXSRC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT5_UART1TXSRC_SHIFT))&SIM_SOPT5_UART1TXSRC_MASK)
#define SIM_SOPT5_UART1RXSRC_MASK
                                                  0x40u
```

```
#define SIM_SOPT5_UART1RXSRC_SHIFT
                                                  6
#define SIM_SOPT5_UART1RXSRC_WIDTH
                                                  1
#define SIM_SOPT5_UART1RXSRC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT5_UART1RXSRC_SHIFT))&SIM_SOPT5_UART1RXSRC_MASK)
#define SIM SOPT5 UARTOODE MASK
                                                  0x10000u
#define SIM SOPT5 UARTOODE SHIFT
#define SIM_SOPT5_UART00DE_WIDTH
#define SIM_SOPT5_UARTOODE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT5_UART00DE_SHIFT))&SIM_SOPT5_UART00DE_MASK)
#define SIM_SOPT5_UART10DE_MASK
                                                  0x20000u
#define SIM_SOPT5_UART10DE_SHIFT
                                                  17
#define SIM_SOPT5_UART10DE_WIDTH
                                                  1
#define SIM SOPT5 UART10DE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT5_UART10DE_SHIFT))&SIM_SOPT5_UART10DE_MASK)
#define SIM_SOPT5_UART20DE_MASK
                                                  0x40000u
#define SIM_SOPT5_UART2ODE_SHIFT
                                                  18
#define SIM_SOPT5_UART20DE_WIDTH
                                                  1
#define SIM_SOPT5_UART20DE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT5_UART2ODE_SHIFT))&SIM_SOPT5_UART2ODE_MASK)
/* SOPT7 Bit Fields */
#define SIM_SOPT7_ADCOTRGSEL_MASK
                                                  0xFu
#define SIM_SOPT7_ADCOTRGSEL_SHIFT
                                                  0
#define SIM_SOPT7_ADCOTRGSEL_WIDTH
#define SIM_SOPT7_ADCOTRGSEL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT7_ADC0TRGSEL_SHIFT))&SIM_SOPT7_ADC0TRGSEL_MASK)
#define SIM_SOPT7_ADCOPRETRGSEL_MASK
                                                  0x10u
#define SIM_SOPT7_ADCOPRETRGSEL_SHIFT
                                                  4
#define SIM_SOPT7_ADCOPRETRGSEL_WIDTH
                                                  1
#define SIM_SOPT7_ADCOPRETRGSEL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT7_ADC0PRETRGSEL_SHIFT))&SIM_SOPT7_ADC0PRETRGSEL_MASK)
#define SIM_SOPT7_ADCOALTTRGEN_MASK
                                                  0x80u
#define SIM_SOPT7_ADCOALTTRGEN_SHIFT
                                                  7
#define SIM_SOPT7_ADCOALTTRGEN_WIDTH
#define SIM_SOPT7_ADCOALTTRGEN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SOPT7_ADC0ALTTRGEN_SHIFT))&SIM_SOPT7_ADC0ALTTRGEN_MASK)
/* SDID Bit Fields */
#define SIM_SDID_PINID_MASK
                                                  0xFu
#define SIM_SDID_PINID_SHIFT
                                                  0
#define SIM_SDID_PINID_WIDTH
                                                  4
#define SIM_SDID_PINID(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SDID_PINID_SHIFT))&SIM_SDID_PINID_MASK)
#define SIM_SDID_DIEID_MASK
                                                  0xF80u
#define SIM_SDID_DIEID_SHIFT
                                                  7
#define SIM_SDID_DIEID_WIDTH
#define SIM_SDID_DIEID(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SDID_DIEID_SHIFT))&SIM_SDID_DIEID_MASK)
#define SIM_SDID_REVID_MASK
                                                  0xF000u
#define SIM_SDID_REVID_SHIFT
                                                  12
#define SIM_SDID_REVID_WIDTH
#define SIM SDID REVID(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SDID_REVID_SHIFT))&SIM_SDID_REVID_MASK)
#define SIM_SDID_SRAMSIZE_MASK
                                                  0xF0000u
#define SIM SDID SRAMSIZE SHIFT
                                                  16
#define SIM_SDID_SRAMSIZE_WIDTH
                                                  4
#define SIM_SDID_SRAMSIZE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SDID_SRAMSIZE_SHIFT))&SIM_SDID_SRAMSIZE_MASK)</pre>
#define SIM_SDID_SERIESID_MASK
                                                  0xF00000u
#define SIM_SDID_SERIESID_SHIFT
                                                  20
#define SIM_SDID_SERIESID_WIDTH
                                                  4
```

```
#define SIM_SDID_SERIESID(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SDID_SERIESID_SHIFT))&SIM_SDID_SERIESID_MASK)
#define SIM_SDID_SUBFAMID_MASK
                                                  0xF000000u
#define SIM_SDID_SUBFAMID_SHIFT
#define SIM_SDID_SUBFAMID_WIDTH
#define SIM SDID SUBFAMID(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SDID_SUBFAMID_SHIFT))&SIM_SDID_SUBFAMID_MASK)</pre>
#define SIM_SDID_FAMID_MASK
                                                  0xF0000000u
#define SIM_SDID_FAMID_SHIFT
                                                  28
#define SIM_SDID_FAMID_WIDTH
#define SIM_SDID_FAMID(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SDID_FAMID_SHIFT))&SIM_SDID_FAMID_MASK)
/* SCGC4 Bit Fields */
#define SIM_SCGC4_I2C0_MASK
                                                  0x40u
#define SIM_SCGC4_I2CO_SHIFT
                                                  6
#define SIM_SCGC4_I2CO_WIDTH
#define SIM_SCGC4_I2C0(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC4_I2C0_SHIFT))&SIM_SCGC4_I2C0_MASK)
#define SIM_SCGC4_I2C1_MASK
                                                  0x80u
#define SIM SCGC4 I2C1 SHIFT
                                                  7
#define SIM_SCGC4_I2C1_WIDTH
                                                  1
#define SIM_SCGC4_I2C1(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC4_I2C1_SHIFT))&SIM_SCGC4_I2C1_MASK)
#define SIM_SCGC4_UARTO_MASK
                                                  0x400u
#define SIM_SCGC4_UART0_SHIFT
                                                  10
#define SIM_SCGC4_UARTO_WIDTH
                                                  1
#define SIM_SCGC4_UARTO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC4_UARTO_SHIFT))&SIM_SCGC4_UARTO_MASK)
#define SIM_SCGC4_UART1_MASK
                                                  0x800u
#define SIM_SCGC4_UART1_SHIFT
                                                  11
#define SIM_SCGC4_UART1_WIDTH
#define SIM_SCGC4_UART1(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC4_UART1_SHIFT))&SIM_SCGC4_UART1_MASK)
#define SIM_SCGC4_UART2_MASK
                                                  0x1000u
#define SIM SCGC4 UART2 SHIFT
                                                  12
#define SIM SCGC4 UART2 WIDTH
#define SIM_SCGC4_UART2(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC4_UART2_SHIFT))&SIM_SCGC4_UART2_MASK)
#define SIM_SCGC4_USBOTG_MASK
                                                  0x40000u
#define SIM_SCGC4_USBOTG_SHIFT
                                                  18
#define SIM_SCGC4_USBOTG_WIDTH
                                                  1
#define SIM_SCGC4_USBOTG(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC4_USBOTG_SHIFT))&SIM_SCGC4_USBOTG_MASK)
#define SIM_SCGC4_CMP_MASK
                                                  0x80000u
#define SIM_SCGC4_CMP_SHIFT
                                                  19
#define SIM_SCGC4_CMP_WIDTH
#define SIM_SCGC4_CMP(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC4_CMP_SHIFT))&SIM_SCGC4_CMP_MASK)
#define SIM_SCGC4_SPI0_MASK
                                                  0x400000u
#define SIM_SCGC4_SPI0_SHIFT
                                                  22
#define SIM_SCGC4_SPI0_WIDTH
#define SIM_SCGC4_SPIO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC4_SPI0_SHIFT))&SIM_SCGC4_SPI0_MASK)
#define SIM_SCGC4_SPI1_MASK
                                                  0x800000u
#define SIM_SCGC4_SPI1_SHIFT
                                                  23
#define SIM_SCGC4_SPI1_WIDTH
#define SIM_SCGC4_SPI1(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC4_SPI1_SHIFT))&SIM_SCGC4_SPI1_MASK)
/* SCGC5 Bit Fields */
```

```
#define SIM_SCGC5_LPTMR_MASK
                                                  0x1u
#define SIM_SCGC5_LPTMR_SHIFT
#define SIM_SCGC5_LPTMR_WIDTH
#define SIM_SCGC5_LPTMR(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC5_LPTMR_SHIFT))&SIM_SCGC5_LPTMR_MASK)
#define SIM SCGC5 TSI MASK
                                                  0x20u
#define SIM_SCGC5_TSI_SHIFT
                                                  5
#define SIM_SCGC5_TSI_WIDTH
                                                  1
#define SIM_SCGC5_TSI(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC5_TSI_SHIFT))&SIM_SCGC5_TSI_MASK)</pre>
#define SIM_SCGC5_PORTA_MASK
                                                  0x200u
#define SIM_SCGC5_PORTA_SHIFT
                                                  9
#define SIM SCGC5 PORTA WIDTH
                                                  1
#define SIM_SCGC5_PORTA(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC5_PORTA_SHIFT))&SIM_SCGC5_PORTA_MASK)
#define SIM_SCGC5_PORTB_MASK
                                                  0x400u
#define SIM_SCGC5_PORTB_SHIFT
                                                  10
#define SIM_SCGC5_PORTB_WIDTH
#define SIM_SCGC5_PORTB(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC5_PORTB_SHIFT))&SIM_SCGC5_PORTB_MASK)
#define SIM_SCGC5_PORTC_MASK
                                                  0x800u
#define SIM_SCGC5_PORTC_SHIFT
                                                  11
#define SIM_SCGC5_PORTC_WIDTH
#define SIM_SCGC5_PORTC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC5_PORTC_SHIFT))&SIM_SCGC5_PORTC_MASK)
#define SIM_SCGC5_PORTD_MASK
                                                  0x1000u
#define SIM_SCGC5_PORTD_SHIFT
                                                  12
#define SIM_SCGC5_PORTD_WIDTH
                                                  1
#define SIM_SCGC5_PORTD(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC5_PORTD_SHIFT))&SIM_SCGC5_PORTD_MASK)
#define SIM_SCGC5_PORTE_MASK
                                                  0x2000u
#define SIM_SCGC5_PORTE_SHIFT
                                                  13
#define SIM SCGC5 PORTE WIDTH
#define SIM_SCGC5_PORTE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC5_PORTE_SHIFT))&SIM_SCGC5_PORTE_MASK)
/* SCGC6 Bit Fields */
#define SIM_SCGC6_FTF_MASK
                                                  0x1u
#define SIM_SCGC6_FTF_SHIFT
                                                  0
#define SIM_SCGC6_FTF_WIDTH
                                                  1
                                                  (((uint32_t)(((uint32_t)
#define SIM_SCGC6_FTF(x)
(x))<<SIM_SCGC6_FTF_SHIFT))&SIM_SCGC6_FTF_MASK)
#define SIM_SCGC6_DMAMUX_MASK
                                                  0x2u
#define SIM_SCGC6_DMAMUX_SHIFT
                                                  1
#define SIM_SCGC6_DMAMUX_WIDTH
#define SIM_SCGC6_DMAMUX(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC6_DMAMUX_SHIFT))&SIM_SCGC6_DMAMUX_MASK)
#define SIM_SCGC6_PIT_MASK
                                                  0x800000u
#define SIM_SCGC6_PIT_SHIFT
                                                  23
#define SIM_SCGC6_PIT_WIDTH
#define SIM SCGC6 PIT(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC6_PIT_SHIFT))&SIM_SCGC6_PIT_MASK)</pre>
#define SIM_SCGC6_TPM0_MASK
                                                  0x1000000u
#define SIM SCGC6 TPM0 SHIFT
                                                  24
#define SIM_SCGC6_TPM0_WIDTH
                                                  1
#define SIM_SCGC6_TPM0(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC6_TPM0_SHIFT))&SIM_SCGC6_TPM0_MASK)
#define SIM_SCGC6_TPM1_MASK
                                                  0x2000000u
#define SIM_SCGC6_TPM1_SHIFT
                                                  25
#define SIM_SCGC6_TPM1_WIDTH
                                                  1
```

```
#define SIM_SCGC6_TPM1(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC6_TPM1_SHIFT))&SIM_SCGC6_TPM1_MASK)
#define SIM_SCGC6_TPM2_MASK
                                                  0x4000000u
#define SIM_SCGC6_TPM2_SHIFT
                                                  26
#define SIM_SCGC6_TPM2_WIDTH
#define SIM SCGC6 TPM2(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC6_TPM2_SHIFT))&SIM_SCGC6_TPM2_MASK)
#define SIM_SCGC6_ADC0_MASK
                                                  0x8000000u
#define SIM_SCGC6_ADC0_SHIFT
                                                  27
#define SIM_SCGC6_ADC0_WIDTH
                                                  1
#define SIM_SCGC6_ADC0(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC6_ADC0_SHIFT))&SIM_SCGC6_ADC0_MASK)
#define SIM SCGC6 RTC MASK
                                                  0x20000000u
#define SIM_SCGC6_RTC_SHIFT
                                                  29
#define SIM_SCGC6_RTC_WIDTH
                                                  1
#define SIM_SCGC6_RTC(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC6_RTC_SHIFT))&SIM_SCGC6_RTC_MASK)
#define SIM_SCGC6_DAC0_MASK
                                                  0x80000000u
#define SIM_SCGC6_DAC0_SHIFT
                                                  31
#define SIM SCGC6 DAC0 WIDTH
                                                  1
#define SIM_SCGC6_DACO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC6_DAC0_SHIFT))&SIM_SCGC6_DAC0_MASK)
/* SCGC7 Bit Fields */
#define SIM_SCGC7_DMA_MASK
                                                  0x100u
#define SIM_SCGC7_DMA_SHIFT
                                                  8
#define SIM_SCGC7_DMA_WIDTH
                                                  1
#define SIM_SCGC7_DMA(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SCGC7_DMA_SHIFT))&SIM_SCGC7_DMA_MASK)
/* CLKDIV1 Bit Fields */
#define SIM_CLKDIV1_OUTDIV4_MASK
                                                  0x70000u
#define SIM_CLKDIV1_OUTDIV4_SHIFT
                                                  16
#define SIM_CLKDIV1_OUTDIV4_WIDTH
                                                  3
#define SIM CLKDIV1 OUTDIV4(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_CLKDIV1_OUTDIV4_SHIFT))&SIM_CLKDIV1_OUTDIV4_MASK)
#define SIM CLKDIV1 OUTDIV1 MASK
                                                  0xF0000000u
#define SIM_CLKDIV1_OUTDIV1_SHIFT
                                                  28
#define SIM_CLKDIV1_OUTDIV1_WIDTH
                                                  4
#define SIM_CLKDIV1_OUTDIV1(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_CLKDIV1_OUTDIV1_SHIFT))&SIM_CLKDIV1_OUTDIV1_MASK)
/* FCFG1 Bit Fields */
#define SIM_FCFG1_FLASHDIS_MASK
                                                  0x1u
#define SIM_FCFG1_FLASHDIS_SHIFT
                                                  0
#define SIM_FCFG1_FLASHDIS_WIDTH
                                                  1
#define SIM_FCFG1_FLASHDIS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_FCFG1_FLASHDIS_SHIFT))&SIM_FCFG1_FLASHDIS_MASK)</pre>
#define SIM_FCFG1_FLASHD0ZE_MASK
                                                  0x2u
#define SIM_FCFG1_FLASHDOZE_SHIFT
#define SIM_FCFG1_FLASHD0ZE_WIDTH
#define SIM_FCFG1_FLASHD0ZE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_FCFG1_FLASHDOZE_SHIFT))&SIM_FCFG1_FLASHDOZE_MASK)
#define SIM_FCFG1_PFSIZE_MASK
                                                  0xF000000u
#define SIM_FCFG1_PFSIZE_SHIFT
                                                  24
#define SIM FCFG1 PFSIZE WIDTH
#define SIM_FCFG1_PFSIZE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_FCFG1_PFSIZE_SHIFT))&SIM_FCFG1_PFSIZE_MASK)</pre>
/* FCFG2 Bit Fields */
#define SIM_FCFG2_MAXADDR0_MASK
                                                  0x7F000000u
#define SIM_FCFG2_MAXADDR0_SHIFT
                                                  24
#define SIM_FCFG2_MAXADDR0_WIDTH
                                                  7
```

```
#define SIM_FCFG2_MAXADDRO(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_FCFG2_MAXADDRO_SHIFT))&SIM_FCFG2_MAXADDRO_MASK)
/* UIDMH Bit Fields */
#define SIM_UIDMH_UID_MASK
                                                  0xFFFFu
#define SIM UIDMH UID SHIFT
                                                  0
#define SIM UIDMH UID WIDTH
                                                  16
#define SIM_UIDMH_UID(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_UIDMH_UID_SHIFT))&SIM_UIDMH_UID_MASK)</pre>
/* UIDML Bit Fields */
#define SIM_UIDML_UID_MASK
                                                  0xFFFFFFFu
#define SIM_UIDML_UID_SHIFT
                                                  0
#define SIM_UIDML_UID_WIDTH
                                                  32
#define SIM UIDML UID(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_UIDML_UID_SHIFT))&SIM_UIDML_UID_MASK)
/* UIDL Bit Fields */
#define SIM_UIDL_UID_MASK
                                                  0xFFFFFFFu
#define SIM_UIDL_UID_SHIFT
#define SIM_UIDL_UID_WIDTH
                                                  32
#define SIM_UIDL_UID(x)
                                                  (((uint32_t)(((uint32_t)
(x))<<SIM_UIDL_UID_SHIFT))&SIM_UIDL_UID_MASK)</pre>
/* COPC Bit Fields */
#define SIM_COPC_COPW_MASK
                                                  0x1u
#define SIM_COPC_COPW_SHIFT
                                                  0
#define SIM_COPC_COPW_WIDTH
                                                  1
#define SIM_COPC_COPW(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_COPC_COPW_SHIFT))&SIM_COPC_COPW_MASK)
#define SIM_COPC_COPCLKS_MASK
                                                  0x2u
#define SIM_COPC_COPCLKS_SHIFT
                                                  1
#define SIM_COPC_COPCLKS_WIDTH
#define SIM_COPC_COPCLKS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_COPC_COPCLKS_SHIFT))&SIM_COPC_COPCLKS_MASK)
#define SIM_COPC_COPT_MASK
                                                  0xCu
#define SIM_COPC_COPT_SHIFT
                                                  2
#define SIM_COPC_COPT_WIDTH
#define SIM COPC COPT(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM COPC COPT SHIFT))&SIM COPC COPT MASK)
/* SRVCOP Bit Fields */
#define SIM_SRVCOP_SRVCOP_MASK
                                                  0xFFu
#define SIM_SRVCOP_SRVCOP_SHIFT
                                                  0
#define SIM_SRVCOP_SRVCOP_WIDTH
#define SIM_SRVCOP_SRVCOP(x)
                                                  (((uint32_t)((uint32_t)
(x))<<SIM_SRVCOP_SRVCOP_SHIFT))&SIM_SRVCOP_SRVCOP_MASK)
/*!
 */ /* end of group SIM_Register_Masks */
/* SIM - Peripheral instance base addresses */
/** Peripheral SIM base address */
#define SIM_BASE
                                                  (0x40047000u)
/** Peripheral SIM base pointer */
#define SIM
                                                  ((SIM_Type *)SIM_BASE)
#define SIM_BASE_PTR
                                                  (SIM)
/** Array initializer of SIM peripheral base addresses */
#define SIM_BASE_ADDRS
                                                  { SIM_BASE }
/** Array initializer of SIM peripheral base pointers */
#define SIM_BASE_PTRS
                                                  { SIM }
```

```
/* -----
  -- SIM - Register accessor macros
* @addtogroup SIM_Register_Accessor_Macros SIM - Register accessor macros
* @{
*/
/* SIM - Register instance definitions */
/* SIM */
#define SIM SOPT1
                                           SIM SOPT1 REG(SIM)
#define SIM_SOPT1CFG
                                           SIM_SOPT1CFG_REG(SIM)
#define SIM_SOPT2
                                           SIM_SOPT2_REG(SIM)
#define SIM_SOPT4
                                           SIM_SOPT4_REG(SIM)
#define SIM_SOPT5
                                           SIM_SOPT5_REG(SIM)
#define SIM_SOPT7
                                           SIM_SOPT7_REG(SIM)
#define SIM_SDID
                                           SIM_SDID_REG(SIM)
#define SIM SCGC4
                                           SIM SCGC4 REG(SIM)
#define SIM_SCGC5
                                           SIM_SCGC5_REG(SIM)
#define SIM_SCGC6
                                           SIM_SCGC6_REG(SIM)
#define SIM_SCGC7
                                           SIM_SCGC7_REG(SIM)
#define SIM_CLKDIV1
                                           SIM_CLKDIV1_REG(SIM)
#define SIM_FCFG1
                                           SIM_FCFG1_REG(SIM)
#define SIM_FCFG2
                                           SIM_FCFG2_REG(SIM)
#define SIM_UIDMH
                                           SIM_UIDMH_REG(SIM)
#define SIM_UIDML
                                           SIM_UIDML_REG(SIM)
                                           SIM_UIDL_REG(SIM)
#define SIM_UIDL
#define SIM_COPC
                                           SIM_COPC_REG(SIM)
#define SIM_SRVCOP
                                           SIM_SRVCOP_REG(SIM)
/*!
*/ /* end of group SIM_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group SIM_Peripheral_Access_Layer */
/* ------
  -- SMC Peripheral Access Layer
  -----*
 * @addtogroup SMC_Peripheral_Access_Layer SMC Peripheral Access Layer
* @{
*/
/** SMC - Register Layout Typedef */
typedef struct {
  __IO uint8_t PMPROT;
                                             /**< Power Mode Protection
register, offset: 0x0 */
 __IO uint8_t PMCTRL;
                                             /**< Power Mode Control
register, offset: 0x1 */
 __IO uint8_t STOPCTRL;
                                             /** < Stop Control Register,
offset: 0x2 */
```

```
/**< Power Mode Status register,
   _I uint8_t PMSTAT;
offset: 0x3 */
} SMC_Type, *SMC_MemMapPtr;
/* ------
  -- SMC - Register accessor macros
 * @addtogroup SMC_Register_Accessor_Macros SMC - Register accessor macros
* @{
*/
/* SMC - Register accessors */
#define SMC_PMPROT_REG(base)
                                              ((base)->PMPROT)
#define SMC_PMCTRL_REG(base)
                                              ((base)->PMCTRL)
#define SMC_STOPCTRL_REG(base)
                                              ((base)->STOPCTRL)
#define SMC_PMSTAT_REG(base)
                                              ((base)->PMSTAT)
/*!
* @}
*/ /* end of group SMC_Register_Accessor_Macros */
/* ------
  -- SMC Register Masks
/*!
 * @addtogroup SMC_Register_Masks SMC Register Masks
* @{
*/
/* PMPROT Bit Fields */
#define SMC PMPROT AVLLS MASK
                                              0x2u
#define SMC_PMPROT_AVLLS_SHIFT
                                              1
#define SMC_PMPROT_AVLLS_WIDTH
#define SMC_PMPROT_AVLLS(x)
                                              (((uint8_t)(((uint8_t)
(x))<<SMC_PMPROT_AVLLS_SHIFT))&SMC_PMPROT_AVLLS_MASK)
#define SMC_PMPROT_ALLS_MASK
                                              0x8u
#define SMC_PMPROT_ALLS_SHIFT
                                              3
#define SMC_PMPROT_ALLS_WIDTH
#define SMC_PMPROT_ALLS(x)
                                              (((uint8_t)(((uint8_t)
(x))<<SMC_PMPROT_ALLS_SHIFT))&SMC_PMPROT_ALLS_MASK)
#define SMC_PMPROT_AVLP_MASK
                                              0x20u
#define SMC_PMPROT_AVLP_SHIFT
                                              5
#define SMC_PMPROT_AVLP_WIDTH
                                              1
#define SMC_PMPROT_AVLP(x)
                                              (((uint8_t)((uint8_t)
(x))<<SMC_PMPROT_AVLP_SHIFT))&SMC_PMPROT_AVLP_MASK)
/* PMCTRL Bit Fields */
#define SMC_PMCTRL_STOPM_MASK
                                              0x7u
#define SMC PMCTRL STOPM SHIFT
                                              0
#define SMC_PMCTRL_STOPM_WIDTH
                                              3
#define SMC_PMCTRL_STOPM(x)
                                              (((uint8_t)(((uint8_t)
(x))<<SMC_PMCTRL_STOPM_SHIFT))&SMC_PMCTRL_STOPM_MASK)
#define SMC_PMCTRL_STOPA_MASK
                                              0x8u
#define SMC_PMCTRL_STOPA_SHIFT
                                              3
#define SMC_PMCTRL_STOPA_WIDTH
                                              1
```

```
#define SMC_PMCTRL_STOPA(x)
                                                  (((uint8_t)(((uint8_t)
(x)) << SMC_PMCTRL_STOPA_SHIFT)) & SMC_PMCTRL_STOPA_MASK)
#define SMC_PMCTRL_RUNM_MASK
                                                  0x60u
#define SMC_PMCTRL_RUNM_SHIFT
#define SMC_PMCTRL_RUNM_WIDTH
\#define SMC PMCTRL RUNM(x)
                                                  (((uint8_t)((uint8_t)
(x))<<SMC_PMCTRL_RUNM_SHIFT))&SMC_PMCTRL_RUNM_MASK)
/* STOPCTRL Bit Fields */
#define SMC_STOPCTRL_VLLSM_MASK
                                                  0x7u
#define SMC_STOPCTRL_VLLSM_SHIFT
#define SMC_STOPCTRL_VLLSM_WIDTH
                                                  3
#define SMC_STOPCTRL_VLLSM(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<SMC_STOPCTRL_VLLSM_SHIFT))&SMC_STOPCTRL_VLLSM_MASK)</pre>
#define SMC_STOPCTRL_PORPO_MASK
                                                  0x20u
#define SMC_STOPCTRL_PORPO_SHIFT
#define SMC_STOPCTRL_PORPO_WIDTH
#define SMC_STOPCTRL_PORPO(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<SMC_STOPCTRL_PORPO_SHIFT))&SMC_STOPCTRL_PORPO_MASK)
#define SMC_STOPCTRL_PSTOPO_MASK
                                                  0xC0u
#define SMC STOPCTRL PSTOPO SHIFT
                                                  6
#define SMC_STOPCTRL_PSTOPO_WIDTH
                                                  2
#define SMC_STOPCTRL_PSTOPO(x)
                                                  (((uint8_t)((uint8_t)
(x))<<SMC_STOPCTRL_PSTOPO_SHIFT))&SMC_STOPCTRL_PSTOPO_MASK)
/* PMSTAT Bit Fields */
#define SMC_PMSTAT_PMSTAT_MASK
                                                  0x7Fu
#define SMC_PMSTAT_PMSTAT_SHIFT
                                                  0
#define SMC_PMSTAT_PMSTAT_WIDTH
#define SMC_PMSTAT_PMSTAT(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<SMC_PMSTAT_PMSTAT_SHIFT))&SMC_PMSTAT_PMSTAT_MASK)</pre>
/*!
 */ /* end of group SMC_Register_Masks */
/* SMC - Peripheral instance base addresses */
/** Peripheral SMC base address */
#define SMC_BASE
                                                  (0x4007E000u)
/** Peripheral SMC base pointer */
                                                  ((SMC_Type *)SMC_BASE)
#define SMC
#define SMC_BASE_PTR
                                                  (SMC)
/** Array initializer of SMC peripheral base addresses */
#define SMC BASE ADDRS
                                                  { SMC_BASE }
/** Array initializer of SMC peripheral base pointers */
#define SMC_BASE_PTRS
   -- SMC - Register accessor macros
 * @addtogroup SMC_Register_Accessor_Macros SMC - Register accessor macros
 * @{
 */
/* SMC - Register instance definitions */
/* SMC */
#define SMC_PMPROT
                                                  SMC_PMPROT_REG(SMC)
```

```
#define SMC_PMCTRL
                                          SMC_PMCTRL_REG(SMC)
#define SMC_STOPCTRL
                                          SMC_STOPCTRL_REG(SMC)
#define SMC PMSTAT
                                          SMC_PMSTAT_REG(SMC)
/*!
* @}
*/ /* end of group SMC_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group SMC_Peripheral_Access_Layer */
/* -----
  -- SPI Peripheral Access Layer
* @addtogroup SPI Peripheral Access Layer SPI Peripheral Access Layer
* @{
*/
/** SPI - Register Layout Typedef */
typedef struct {
                                            /** < SPI control register 1,
 __IO uint8_t C1;
offset: 0x0 */
  __IO uint8_t C2;
                                            /** < SPI control register 2,
offset: 0x1 */
  __IO uint8_t BR;
                                            /** < SPI baud rate register,
offset: 0x2 */
                                            /** < SPI status register,
  __IO uint8_t S;
offset: 0x3 */
      uint8_t RESERVED_0[1];
                                            /**< SPI data register, offset:
  _IO uint8_t D;
0x5 */
      uint8_t RESERVED_1[1];
                                            /**< SPI match register, offset:</pre>
  __IO uint8_t M;
0x7 */
} SPI_Type, *SPI_MemMapPtr;
/*
  -- SPI - Register accessor macros
  */
* @addtogroup SPI_Register_Accessor_Macros SPI - Register accessor macros
* @{
*/
/* SPI - Register accessors */
#define SPI C1 REG(base)
                                           ((base)->C1)
#define SPI_C2_REG(base)
                                           ((base)->C2)
#define SPI_BR_REG(base)
                                           ((base)->BR)
#define SPI_S_REG(base)
                                           ((base)->S)
#define SPI_D_REG(base)
                                           ((base)->D)
#define SPI_M_REG(base)
                                           ((base)->M)
```

```
/*!
 * @}
 */ /* end of group SPI_Register_Accessor_Macros */
   -- SPI Register Masks
 * @addtogroup SPI_Register_Masks SPI Register Masks
 */
/* C1 Bit Fields */
#define SPI_C1_LSBFE_MASK
                                                  0x1u
#define SPI_C1_LSBFE_SHIFT
                                                   0
#define SPI_C1_LSBFE_WIDTH
#define SPI_C1_LSBFE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_C1_LSBFE_SHIFT))&SPI_C1_LSBFE_MASK)</pre>
#define SPI_C1_SSOE_MASK
                                                  0x2u
#define SPI_C1_SSOE_SHIFT
                                                  1
#define SPI_C1_SSOE_WIDTH
#define SPI_C1_SS0E(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_C1_SSOE_SHIFT))&SPI_C1_SSOE_MASK)
#define SPI_C1_CPHA_MASK
                                                  0x4u
#define SPI_C1_CPHA_SHIFT
                                                   2
#define SPI_C1_CPHA_WIDTH
                                                   1
#define SPI_C1_CPHA(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_C1_CPHA_SHIFT))&SPI_C1_CPHA_MASK)
#define SPI_C1_CPOL_MASK
                                                  0x8u
#define SPI_C1_CPOL_SHIFT
                                                   3
#define SPI_C1_CPOL_WIDTH
#define SPI_C1_CPOL(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_C1_CPOL_SHIFT))&SPI_C1_CPOL_MASK)
#define SPI C1 MSTR MASK
                                                  0x10u
#define SPI_C1_MSTR_SHIFT
                                                   4
#define SPI_C1_MSTR_WIDTH
#define SPI_C1_MSTR(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_C1_MSTR_SHIFT))&SPI_C1_MSTR_MASK)
#define SPI_C1_SPTIE_MASK
                                                  0x20u
#define SPI_C1_SPTIE_SHIFT
                                                   5
#define SPI_C1_SPTIE_WIDTH
#define SPI_C1_SPTIE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_C1_SPTIE_SHIFT))&SPI_C1_SPTIE_MASK)</pre>
#define SPI_C1_SPE_MASK
                                                  0x40u
#define SPI_C1_SPE_SHIFT
                                                   6
#define SPI_C1_SPE_WIDTH
#define SPI_C1_SPE(x)
                                                   (((uint8_t)((uint8_t)
(x))<<SPI_C1_SPE_SHIFT))&SPI_C1_SPE_MASK)
#define SPI_C1_SPIE_MASK
                                                  0x80u
#define SPI_C1_SPIE_SHIFT
                                                  7
#define SPI C1 SPIE WIDTH
#define SPI_C1_SPIE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_C1_SPIE_SHIFT))&SPI_C1_SPIE_MASK)
/* C2 Bit Fields */
#define SPI_C2_SPC0_MASK
                                                  0x1u
#define SPI_C2_SPC0_SHIFT
                                                  0
#define SPI_C2_SPC0_WIDTH
                                                   1
```

```
#define SPI_C2_SPC0(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_C2_SPC0_SHIFT))&SPI_C2_SPC0_MASK)
#define SPI_C2_SPISWAI_MASK
                                                   0x2u
#define SPI_C2_SPISWAI_SHIFT
                                                   1
#define SPI_C2_SPISWAI_WIDTH
#define SPI C2 SPISWAI(x)
                                                   (((uint8_t)((uint8_t)
(x))<<SPI_C2_SPISWAI_SHIFT))&SPI_C2_SPISWAI_MASK)</pre>
#define SPI_C2_RXDMAE_MASK
                                                   0x4u
#define SPI_C2_RXDMAE_SHIFT
                                                   2
#define SPI_C2_RXDMAE_WIDTH
                                                   1
#define SPI_C2_RXDMAE(x)
                                                   (((uint8_t)((uint8_t)
(x))<<SPI_C2_RXDMAE_SHIFT))&SPI_C2_RXDMAE_MASK)</pre>
#define SPI C2 BIDIROE MASK
                                                   0x8u
#define SPI_C2_BIDIROE_SHIFT
                                                   3
#define SPI_C2_BIDIROE_WIDTH
                                                   1
#define SPI_C2_BIDIROE(x)
                                                   (((uint8_t)((uint8_t)
(x))<<SPI_C2_BIDIROE_SHIFT))&SPI_C2_BIDIROE_MASK)
#define SPI_C2_MODFEN_MASK
                                                   0x10u
#define SPI_C2_MODFEN_SHIFT
                                                   4
#define SPI C2 MODFEN WIDTH
#define SPI_C2_MODFEN(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_C2_MODFEN_SHIFT))&SPI_C2_MODFEN_MASK)</pre>
#define SPI_C2_TXDMAE_MASK
                                                   0x20u
#define SPI_C2_TXDMAE_SHIFT
                                                   5
#define SPI_C2_TXDMAE_WIDTH
                                                   1
#define SPI_C2_TXDMAE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_C2_TXDMAE_SHIFT))&SPI_C2_TXDMAE_MASK)</pre>
#define SPI_C2_SPMIE_MASK
                                                   0x80u
#define SPI_C2_SPMIE_SHIFT
                                                   7
#define SPI_C2_SPMIE_WIDTH
                                                   1
#define SPI_C2_SPMIE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_C2_SPMIE_SHIFT))&SPI_C2_SPMIE_MASK)
/* BR Bit Fields */
#define SPI_BR_SPR_MASK
                                                   0xFu
#define SPI BR SPR SHIFT
                                                   0
#define SPI BR SPR WIDTH
#define SPI_BR_SPR(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_BR_SPR_SHIFT))&SPI_BR_SPR_MASK)
#define SPI_BR_SPPR_MASK
                                                   0x70u
#define SPI_BR_SPPR_SHIFT
                                                   4
#define SPI_BR_SPPR_WIDTH
                                                   3
#define SPI_BR_SPPR(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_BR_SPPR_SHIFT))&SPI_BR_SPPR_MASK)
/* S Bit Fields */
#define SPI_S_MODF_MASK
                                                   0x10u
#define SPI_S_MODF_SHIFT
                                                   4
#define SPI_S_MODF_WIDTH
#define SPI_S_MODF(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_S_MODF_SHIFT))&SPI_S_MODF_MASK)
#define SPI_S_SPTEF_MASK
                                                   0x20u
#define SPI_S_SPTEF_SHIFT
                                                   5
#define SPI_S_SPTEF_WIDTH
                                                   1
#define SPI S SPTEF(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_S_SPTEF_SHIFT))&SPI_S_SPTEF_MASK)
#define SPI_S_SPMF_MASK
                                                   0x40u
#define SPI_S_SPMF_SHIFT
                                                   6
#define SPI_S_SPMF_WIDTH
                                                   1
#define SPI_S_SPMF(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<SPI_S_SPMF_SHIFT))&SPI_S_SPMF_MASK)
```

```
#define SPI_S_SPRF_MASK
                                              0x80u
#define SPI_S_SPRF_SHIFT
                                              7
#define SPI_S_SPRF_WIDTH
#define SPI_S_SPRF(x)
                                              (((uint8_t)(((uint8_t)
(x))<<SPI_S_SPRF_SHIFT))&SPI_S_SPRF_MASK)
/* D Bit Fields */
#define SPI_D_Bits_MASK
                                              0xFFu
#define SPI_D_Bits_SHIFT
#define SPI_D_Bits_WIDTH
#define SPI_D_Bits(x)
                                              (((uint8_t)((uint8_t)
(x))<<SPI_D_Bits_SHIFT))&SPI_D_Bits_MASK)
/* M Bit Fields */
#define SPI M Bits MASK
                                              0xFFu
#define SPI_M_Bits_SHIFT
                                              0
#define SPI_M_Bits_WIDTH
                                              8
#define SPI_M_Bits(x)
                                              (((uint8_t)((uint8_t)
(x))<<SPI_M_Bits_SHIFT))&SPI_M_Bits_MASK)
/*!
* @}
*/ /* end of group SPI_Register_Masks */
/* SPI - Peripheral instance base addresses */
/** Peripheral SPIO base address */
                                              (0x40076000u)
#define SPIO_BASE
/** Peripheral SPIO base pointer */
#define SPI0
                                              ((SPI_Type *)SPI0_BASE)
#define SPI0_BASE_PTR
                                              (SPIO)
/** Peripheral SPI1 base address */
#define SPI1_BASE
                                              (0x40077000u)
/** Peripheral SPI1 base pointer */
#define SPI1
                                              ((SPI_Type *)SPI1_BASE)
#define SPI1_BASE_PTR
                                              (SPI1)
/** Array initializer of SPI peripheral base addresses */
#define SPI BASE ADDRS
                                              { SPIO BASE, SPI1 BASE }
/** Array initializer of SPI peripheral base pointers */
#define SPI BASE PTRS
                                             { SPI0, SPI1 }
/* ------
  -- SPI - Register accessor macros
  */
* @addtogroup SPI_Register_Accessor_Macros SPI - Register accessor macros
* @{
*/
/* SPI - Register instance definitions */
/* SPI0 */
#define SPI0_C1
                                              SPI C1 REG(SPI0)
#define SPI0 C2
                                              SPI C2 REG(SPI0)
#define SPIO_BR
                                              SPI_BR_REG(SPI0)
#define SPIO_S
                                              SPI_S_REG(SPI0)
#define SPIO_D
                                              SPI_D_REG(SPI0)
#define SPIO_M
                                              SPI_M_REG(SPI0)
/* SPI1 */
                                              SPI_C1_REG(SPI1)
#define SPI1_C1
```

```
#define SPI1_C2
                                                  SPI_C2_REG(SPI1)
                                                  SPI_BR_REG(SPI1)
#define SPI1_BR
#define SPI1 S
                                                  SPI_S_REG(SPI1)
#define SPI1_D
                                                  SPI_D_REG(SPI1)
                                                  SPI_M_REG(SPI1)
#define SPI1 M
/*!
 * @}
*/ /* end of group SPI_Register_Accessor_Macros */
/*!
 * @}
*//* end of group SPI_Peripheral_Access_Layer */
   -- TPM Peripheral Access Layer
 * @addtogroup TPM_Peripheral_Access_Layer TPM Peripheral Access Layer
* @{
 */
/** TPM - Register Layout Typedef */
typedef struct {
                                                    /**< Status and Control, offset:
 __IO uint32_t SC;
0x0 */
 __IO uint32_t CNT;
                                                    /**< Counter, offset: 0x4 */
  __IO uint32_t MOD;
                                                    /**< Modulo, offset: 0x8 */
                                                    /* offset: 0xC, array step: 0x8
 struct {
                                                      /**< Channel (n) Status and
    __IO uint32_t CnSC;
Control, array offset: 0xC, array step: 0x8 */
                                                      /** < Channel (n) Value, array
    __IO uint32_t CnV;
offset: 0x10, array step: 0x8 */
 } CONTROLS[6];
       uint8_t RESERVED_0[20];
   _IO uint32_t STATUS;
                                                    /** < Capture and Compare Status,
offset: 0x50 */
       uint8_t RESERVED_1[48];
                                                    /** < Configuration, offset: 0x84
   _IO uint32_t CONF;
} TPM_Type, *TPM_MemMapPtr;
   -- TPM - Register accessor macros
 * @addtogroup TPM_Register_Accessor_Macros TPM - Register accessor macros
* @{
 */
/* TPM - Register accessors */
#define TPM_SC_REG(base)
                                                  ((base)->SC)
#define TPM_CNT_REG(base)
                                                  ((base)->CNT)
```

```
#define TPM_MOD_REG(base)
                                                ((base)->MOD)
#define TPM_CnSC_REG(base,index)
                                                ((base)->CONTROLS[index].CnSC)
#define TPM_CnSC_COUNT
#define TPM_CnV_REG(base,index)
                                                ((base)->CONTROLS[index].CnV)
#define TPM_CnV_COUNT
#define TPM STATUS REG(base)
                                                ((base)->STATUS)
#define TPM_CONF_REG(base)
                                                ((base)->CONF)
/*!
*/ /* end of group TPM_Register_Accessor_Macros */
/* -----
   -- TPM Register Masks
* @addtogroup TPM_Register_Masks TPM Register Masks
* @{
*/
/* SC Bit Fields */
#define TPM_SC_PS_MASK
                                                0x7u
#define TPM_SC_PS_SHIFT
                                                Θ
#define TPM_SC_PS_WIDTH
                                                3
#define TPM_SC_PS(x)
                                                (((uint32_t)((uint32_t)
(x))<<TPM_SC_PS_SHIFT))&TPM_SC_PS_MASK)
#define TPM_SC_CMOD_MASK
                                                0x18u
#define TPM_SC_CMOD_SHIFT
#define TPM_SC_CMOD_WIDTH
                                                2
#define TPM_SC_CMOD(x)
                                                (((uint32_t)((uint32_t)
(x))<<TPM_SC_CMOD_SHIFT))&TPM_SC_CMOD_MASK)
#define TPM_SC_CPWMS_MASK
                                                0x20u
#define TPM_SC_CPWMS_SHIFT
                                                5
#define TPM SC CPWMS WIDTH
#define TPM_SC_CPWMS(x)
                                                (((uint32_t)((uint32_t)
(x))<<TPM_SC_CPWMS_SHIFT))&TPM_SC_CPWMS_MASK)</pre>
#define TPM_SC_TOIE_MASK
                                                0x40u
#define TPM_SC_TOIE_SHIFT
                                                6
#define TPM_SC_TOIE_WIDTH
                                                1
#define TPM_SC_TOIE(x)
                                                (((uint32_t)((uint32_t)
(x))<<TPM_SC_TOIE_SHIFT))&TPM_SC_TOIE_MASK)
#define TPM_SC_TOF_MASK
                                                0x80u
#define TPM_SC_TOF_SHIFT
                                                7
#define TPM_SC_TOF_WIDTH
#define TPM_SC_TOF(x)
                                                (((uint32_t)((uint32_t)
(x))<<TPM_SC_TOF_SHIFT))&TPM_SC_TOF_MASK)
#define TPM_SC_DMA_MASK
                                                0x100u
#define TPM_SC_DMA_SHIFT
                                                8
#define TPM_SC_DMA_WIDTH
#define TPM_SC_DMA(x)
                                                (((uint32_t)((uint32_t)
(x))<<TPM SC DMA SHIFT))&TPM SC DMA MASK)
/* CNT Bit Fields */
#define TPM_CNT_COUNT_MASK
                                                0xFFFFu
#define TPM_CNT_COUNT_SHIFT
#define TPM_CNT_COUNT_WIDTH
                                                16
#define TPM_CNT_COUNT(x)
                                                (((uint32_t)((uint32_t)
(x))<<TPM_CNT_COUNT_SHIFT))&TPM_CNT_COUNT_MASK)</pre>
```

```
/* MOD Bit Fields */
#define TPM_MOD_MOD_MASK
                                                  0xFFFFu
#define TPM_MOD_MOD_SHIFT
#define TPM_MOD_MOD_WIDTH
                                                  16
#define TPM MOD MOD(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM MOD MOD SHIFT))&TPM MOD MOD MASK)
/* CnSC Bit Fields */
#define TPM_CnSC_DMA_MASK
                                                  0x1u
#define TPM_CnSC_DMA_SHIFT
                                                  0
#define TPM_CnSC_DMA_WIDTH
                                                  1
#define TPM_CnSC_DMA(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_CnSC_DMA_SHIFT))&TPM_CnSC_DMA_MASK)</pre>
#define TPM CnSC ELSA MASK
                                                  0x4u
#define TPM_CnSC_ELSA_SHIFT
                                                  2
#define TPM_CnSC_ELSA_WIDTH
                                                  1
#define TPM_CnSC_ELSA(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_CnSC_ELSA_SHIFT))&TPM_CnSC_ELSA_MASK)
#define TPM_CnSC_ELSB_MASK
                                                  0x8u
#define TPM_CnSC_ELSB_SHIFT
                                                  3
#define TPM CnSC ELSB WIDTH
#define TPM_CnSC_ELSB(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_CnSC_ELSB_SHIFT))&TPM_CnSC_ELSB_MASK)
#define TPM_CnSC_MSA_MASK
                                                  0x10u
#define TPM_CnSC_MSA_SHIFT
                                                  4
#define TPM_CnSC_MSA_WIDTH
                                                  1
#define TPM_CnSC_MSA(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_CnSC_MSA_SHIFT))&TPM_CnSC_MSA_MASK)</pre>
#define TPM_CnSC_MSB_MASK
                                                  0x20u
#define TPM_CnSC_MSB_SHIFT
                                                  5
#define TPM_CnSC_MSB_WIDTH
                                                  1
#define TPM_CnSC_MSB(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_CnSC_MSB_SHIFT))&TPM_CnSC_MSB_MASK)
#define TPM_CnSC_CHIE_MASK
                                                  0x40u
#define TPM_CnSC_CHIE_SHIFT
                                                  6
#define TPM_CnSC_CHIE_WIDTH
                                                  1
#define TPM CnSC CHIE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_CnSC_CHIE_SHIFT))&TPM_CnSC_CHIE_MASK)</pre>
#define TPM_CnSC_CHF_MASK
                                                  0x80u
#define TPM_CnSC_CHF_SHIFT
                                                  7
#define TPM_CnSC_CHF_WIDTH
#define TPM_CnSC_CHF(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_CnSC_CHF_SHIFT))&TPM_CnSC_CHF_MASK)
/* CnV Bit Fields */
#define TPM_CnV_VAL_MASK
                                                  0xFFFFu
#define TPM_CnV_VAL_SHIFT
                                                  0
#define TPM_CnV_VAL_WIDTH
                                                  16
#define TPM_CnV_VAL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_CnV_VAL_SHIFT))&TPM_CnV_VAL_MASK)
/* STATUS Bit Fields */
#define TPM_STATUS_CH0F_MASK
                                                  0x1u
#define TPM_STATUS_CH0F_SHIFT
                                                  0
#define TPM_STATUS_CH0F_WIDTH
                                                  1
#define TPM STATUS CHOF(x)
                                                  (((uint32_t)(((uint32_t)
(x))<<TPM_STATUS_CH0F_SHIFT))&TPM_STATUS_CH0F_MASK)
#define TPM_STATUS_CH1F_MASK
                                                  0x2u
#define TPM_STATUS_CH1F_SHIFT
                                                  1
#define TPM_STATUS_CH1F_WIDTH
#define TPM_STATUS_CH1F(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_STATUS_CH1F_SHIFT))&TPM_STATUS_CH1F_MASK)
```

```
#define TPM_STATUS_CH2F_MASK
                                                  0x4u
#define TPM_STATUS_CH2F_SHIFT
                                                  2
#define TPM_STATUS_CH2F_WIDTH
#define TPM_STATUS_CH2F(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_STATUS_CH2F_SHIFT))&TPM_STATUS_CH2F_MASK)</pre>
#define TPM STATUS CH3F MASK
                                                  0x8u
#define TPM_STATUS_CH3F_SHIFT
                                                  3
#define TPM_STATUS_CH3F_WIDTH
#define TPM_STATUS_CH3F(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_STATUS_CH3F_SHIFT))&TPM_STATUS_CH3F_MASK)
#define TPM_STATUS_CH4F_MASK
                                                  0x10u
#define TPM_STATUS_CH4F_SHIFT
                                                  4
#define TPM STATUS CH4F WIDTH
                                                  1
#define TPM_STATUS_CH4F(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_STATUS_CH4F_SHIFT))&TPM_STATUS_CH4F_MASK)
#define TPM_STATUS_CH5F_MASK
                                                  0x20u
#define TPM_STATUS_CH5F_SHIFT
                                                  5
#define TPM_STATUS_CH5F_WIDTH
                                                  (((uint32_t)((uint32_t)
#define TPM_STATUS_CH5F(x)
(x))<<TPM_STATUS_CH5F_SHIFT))&TPM_STATUS_CH5F_MASK)
#define TPM_STATUS_TOF_MASK
                                                  0x100u
#define TPM_STATUS_TOF_SHIFT
                                                  8
#define TPM_STATUS_TOF_WIDTH
#define TPM_STATUS_TOF(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_STATUS_TOF_SHIFT))&TPM_STATUS_TOF_MASK)
/* CONF Bit Fields */
#define TPM_CONF_DOZEEN_MASK
                                                  0x20u
#define TPM_CONF_DOZEEN_SHIFT
                                                  5
#define TPM_CONF_DOZEEN_WIDTH
#define TPM_CONF_DOZEEN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_CONF_DOZEEN_SHIFT))&TPM_CONF_DOZEEN_MASK)
#define TPM_CONF_DBGMODE_MASK
                                                  0xC0u
#define TPM CONF DBGMODE SHIFT
                                                  6
#define TPM_CONF_DBGMODE_WIDTH
#define TPM CONF DBGMODE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM CONF DBGMODE SHIFT))&TPM CONF DBGMODE MASK)
#define TPM_CONF_GTBEEN_MASK
                                                  0x200u
#define TPM_CONF_GTBEEN_SHIFT
                                                  9
#define TPM_CONF_GTBEEN_WIDTH
                                                  1
#define TPM_CONF_GTBEEN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_CONF_GTBEEN_SHIFT))&TPM_CONF_GTBEEN_MASK)
#define TPM_CONF_CSOT_MASK
                                                  0x10000u
#define TPM_CONF_CSOT_SHIFT
                                                  16
#define TPM_CONF_CSOT_WIDTH
#define TPM_CONF_CSOT(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_CONF_CSOT_SHIFT))&TPM_CONF_CSOT_MASK)
#define TPM_CONF_CS00_MASK
                                                  0x20000u
#define TPM_CONF_CS00_SHIFT
                                                  17
#define TPM_CONF_CSOO_WIDTH
#define TPM_CONF_CS00(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_CONF_CS00_SHIFT))&TPM_CONF_CS00_MASK)
#define TPM_CONF_CROT_MASK
                                                  0x40000u
#define TPM CONF CROT SHIFT
                                                  18
#define TPM_CONF_CROT_WIDTH
                                                  1
#define TPM_CONF_CROT(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TPM_CONF_CROT_SHIFT))&TPM_CONF_CROT_MASK)
#define TPM_CONF_TRGSEL_MASK
                                                  0xF000000u
#define TPM_CONF_TRGSEL_SHIFT
                                                  24
#define TPM_CONF_TRGSEL_WIDTH
                                                  4
```

```
#define TPM_CONF_TRGSEL(x)
                                                (((uint32_t)((uint32_t)
(x))<<TPM_CONF_TRGSEL_SHIFT))&TPM_CONF_TRGSEL_MASK)
/*!
 */ /* end of group TPM_Register_Masks */
/* TPM - Peripheral instance base addresses */
/** Peripheral TPMO base address */
#define TPM0_BASE
                                                (0x40038000u)
/** Peripheral TPM0 base pointer */
#define TPM0
                                                ((TPM_Type *)TPM0_BASE)
#define TPM0_BASE_PTR
                                                (TPM0)
/** Peripheral TPM1 base address */
#define TPM1_BASE
                                                (0x40039000u)
/** Peripheral TPM1 base pointer */
#define TPM1
                                                ((TPM_Type *)TPM1_BASE)
#define TPM1_BASE_PTR
                                                (TPM1)
/** Peripheral TPM2 base address */
#define TPM2_BASE
                                                (0x4003A000u)
/** Peripheral TPM2 base pointer */
#define TPM2
                                                ((TPM_Type *)TPM2_BASE)
                                                (TPM2)
#define TPM2_BASE_PTR
/** Array initializer of TPM peripheral base addresses */
#define TPM_BASE_ADDRS
                                                { TPM0_BASE, TPM1_BASE,
TPM2_BASE }
/** Array initializer of TPM peripheral base pointers */
#define TPM_BASE_PTRS
                                                { TPM0, TPM1, TPM2 }
   -- TPM - Register accessor macros
   */
 * @addtogroup TPM_Register_Accessor_Macros TPM - Register accessor macros
 * @{
 */
/* TPM - Register instance definitions */
/* TPM0 */
#define TPM0_SC
                                                TPM SC REG(TPM0)
#define TPMO_CNT
                                                TPM_CNT_REG(TPM0)
                                                TPM_MOD_REG(TPM0)
#define TPM0_MOD
#define TPM0_COSC
                                                TPM_CnSC_REG(TPM0,0)
#define TPM0_COV
                                                TPM_CnV_REG(TPM0,0)
#define TPM0_C1SC
                                                TPM_CnSC_REG(TPM0, 1)
#define TPM0_C1V
                                                TPM_CnV_REG(TPM0,1)
#define TPM0_C2SC
                                                TPM CnSC REG(TPM0,2)
#define TPM0_C2V
                                                TPM_CnV_REG(TPM0, 2)
#define TPM0_C3SC
                                                TPM_CnSC_REG(TPM0,3)
#define TPM0 C3V
                                                TPM CnV REG(TPM0,3)
#define TPM0 C4SC
                                                TPM_CnSC_REG(TPM0, 4)
#define TPM0_C4V
                                                TPM_CnV_REG(TPM0, 4)
#define TPM0_C5SC
                                                TPM_CnSC_REG(TPM0,5)
#define TPM0_C5V
                                                TPM_CnV_REG(TPM0,5)
#define TPM0_STATUS
                                                TPM_STATUS_REG(TPM0)
#define TPMO_CONF
                                                TPM_CONF_REG(TPM0)
```

```
/* TPM1 */
#define TPM1 SC
                                            TPM_SC_REG(TPM1)
#define TPM1_CNT
                                            TPM CNT REG(TPM1)
                                            TPM_MOD_REG(TPM1)
#define TPM1_MOD
#define TPM1_COSC
                                            TPM CnSC REG(TPM1,0)
                                            TPM CnV REG(TPM1,0)
#define TPM1 COV
#define TPM1 C1SC
                                            TPM CnSC REG(TPM1,1)
#define TPM1_C1V
                                            TPM_CnV_REG(TPM1, 1)
#define TPM1_STATUS
                                            TPM_STATUS_REG(TPM1)
#define TPM1_CONF
                                            TPM_CONF_REG(TPM1)
/* TPM2 */
#define TPM2_SC
                                            TPM_SC_REG(TPM2)
#define TPM2 CNT
                                            TPM CNT REG(TPM2)
#define TPM2_MOD
                                            TPM_MOD_REG(TPM2)
#define TPM2_COSC
                                            TPM_CnSC_REG(TPM2,0)
#define TPM2_COV
                                            TPM_CnV_REG(TPM2,0)
#define TPM2_C1SC
                                            TPM_CnSC_REG(TPM2, 1)
#define TPM2_C1V
                                            TPM_CnV_REG(TPM2,1)
#define TPM2_STATUS
                                            TPM_STATUS_REG(TPM2)
#define TPM2 CONF
                                            TPM CONF REG(TPM2)
/* TPM - Register array accessors */
                                            TPM CnSC REG(TPM0, index)
#define TPMO_CnSC(index)
#define TPM1_CnSC(index)
                                            TPM_CnSC_REG(TPM1, index)
#define TPM2_CnSC(index)
                                            TPM_CnSC_REG(TPM2, index)
#define TPM0_CnV(index)
                                            TPM_CnV_REG(TPM0,index)
#define TPM1_CnV(index)
                                            TPM_CnV_REG(TPM1, index)
#define TPM2_CnV(index)
                                            TPM_CnV_REG(TPM2, index)
/*!
* @}
 *//* end of group TPM_Register_Accessor_Macros */
/*!
 */ /* end of group TPM Peripheral Access Layer */
/* ------
  -- TSI Peripheral Access Layer
  */
 * @addtogroup TSI_Peripheral_Access_Layer TSI Peripheral Access Layer
* @{
 */
/** TSI - Register Layout Typedef */
typedef struct {
   _IO uint32_t GENCS;
                                              /**< TSI General Control and
Status Register, offset: 0x0 */
  IO uint32 t DATA;
                                              /**< TSI DATA Register, offset:
0x4 */
   _IO uint32_t TSHD;
                                              /**< TSI Threshold Register,
offset: 0x8 */
} TSI_Type, *TSI_MemMapPtr;
/* -----
```

```
-- TSI - Register accessor macros
/*!
 * @addtogroup TSI_Register_Accessor_Macros TSI - Register accessor macros
 * @{
 */
/* TSI - Register accessors */
#define TSI_GENCS_REG(base)
                                                  ((base)->GENCS)
#define TSI_DATA_REG(base)
                                                  ((base)->DATA)
#define TSI_TSHD_REG(base)
                                                  ((base)->TSHD)
/*!
 * @}
 */ /* end of group TSI_Register_Accessor_Macros */
   -- TSI Register Masks
/*!
 * @addtogroup TSI_Register_Masks TSI Register Masks
* @{
 */
/* GENCS Bit Fields */
#define TSI_GENCS_CURSW_MASK
                                                  0x2u
#define TSI_GENCS_CURSW_SHIFT
                                                  1
#define TSI_GENCS_CURSW_WIDTH
#define TSI_GENCS_CURSW(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_CURSW_SHIFT))&TSI_GENCS_CURSW_MASK)
#define TSI_GENCS_EOSF_MASK
                                                  0x4u
#define TSI_GENCS_EOSF_SHIFT
                                                  2
#define TSI_GENCS_EOSF_WIDTH
                                                  1
#define TSI_GENCS_EOSF(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_EOSF_SHIFT))&TSI_GENCS_EOSF_MASK)
#define TSI_GENCS_SCNIP_MASK
                                                  0x8u
#define TSI_GENCS_SCNIP_SHIFT
                                                  3
#define TSI_GENCS_SCNIP_WIDTH
#define TSI_GENCS_SCNIP(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_SCNIP_SHIFT))&TSI_GENCS_SCNIP_MASK)
#define TSI_GENCS_STM_MASK
                                                  0x10u
#define TSI_GENCS_STM_SHIFT
                                                  4
#define TSI_GENCS_STM_WIDTH
#define TSI_GENCS_STM(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_STM_SHIFT))&TSI_GENCS_STM_MASK)
#define TSI_GENCS_STPE_MASK
                                                  0x20u
#define TSI_GENCS_STPE_SHIFT
                                                  5
#define TSI_GENCS_STPE_WIDTH
                                                  1
#define TSI GENCS STPE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_STPE_SHIFT))&TSI_GENCS_STPE_MASK)
#define TSI_GENCS_TSIIEN_MASK
                                                  0x40u
#define TSI_GENCS_TSIIEN_SHIFT
#define TSI_GENCS_TSIIEN_WIDTH
#define TSI_GENCS_TSIIEN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_TSIIEN_SHIFT))&TSI_GENCS_TSIIEN_MASK)</pre>
```

```
#define TSI_GENCS_TSIEN_MASK
                                                  0x80u
#define TSI_GENCS_TSIEN_SHIFT
#define TSI_GENCS_TSIEN_WIDTH
#define TSI_GENCS_TSIEN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_TSIEN_SHIFT))&TSI_GENCS_TSIEN_MASK)
#define TSI GENCS NSCN MASK
                                                  0x1F00u
#define TSI_GENCS_NSCN_SHIFT
                                                  8
#define TSI_GENCS_NSCN_WIDTH
#define TSI_GENCS_NSCN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_NSCN_SHIFT))&TSI_GENCS_NSCN_MASK)
#define TSI_GENCS_PS_MASK
                                                  0xE000u
#define TSI_GENCS_PS_SHIFT
                                                  13
#define TSI GENCS PS WIDTH
                                                  3
#define TSI_GENCS_PS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_PS_SHIFT))&TSI_GENCS_PS_MASK)
#define TSI_GENCS_EXTCHRG_MASK
                                                  0x70000u
#define TSI_GENCS_EXTCHRG_SHIFT
                                                  16
#define TSI_GENCS_EXTCHRG_WIDTH
                                                  3
#define TSI_GENCS_EXTCHRG(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_EXTCHRG_SHIFT))&TSI_GENCS_EXTCHRG_MASK)
#define TSI_GENCS_DVOLT_MASK
                                                  0x180000u
#define TSI_GENCS_DVOLT_SHIFT
                                                  19
#define TSI_GENCS_DVOLT_WIDTH
#define TSI_GENCS_DVOLT(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_DVOLT_SHIFT))&TSI_GENCS_DVOLT_MASK)
#define TSI_GENCS_REFCHRG_MASK
                                                  0xE00000u
#define TSI_GENCS_REFCHRG_SHIFT
                                                  21
#define TSI_GENCS_REFCHRG_WIDTH
                                                  3
#define TSI_GENCS_REFCHRG(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_REFCHRG_SHIFT))&TSI_GENCS_REFCHRG_MASK)
#define TSI_GENCS_MODE_MASK
                                                  0xF000000u
#define TSI_GENCS_MODE_SHIFT
                                                  24
#define TSI_GENCS_MODE_WIDTH
#define TSI_GENCS_MODE(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_MODE_SHIFT))&TSI_GENCS_MODE_MASK)
#define TSI_GENCS_ESOR_MASK
                                                  0x10000000u
#define TSI_GENCS_ESOR_SHIFT
                                                  28
#define TSI_GENCS_ESOR_WIDTH
#define TSI_GENCS_ESOR(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_ESOR_SHIFT))&TSI_GENCS_ESOR_MASK)
                                                  0x80000000u
#define TSI_GENCS_OUTRGF_MASK
#define TSI_GENCS_OUTRGF_SHIFT
                                                  31
#define TSI_GENCS_OUTRGF_WIDTH
#define TSI_GENCS_OUTRGF(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_GENCS_OUTRGF_SHIFT))&TSI_GENCS_OUTRGF_MASK)</pre>
/* DATA Bit Fields */
#define TSI_DATA_TSICNT_MASK
                                                  0xFFFFu
#define TSI_DATA_TSICNT_SHIFT
                                                  0
#define TSI_DATA_TSICNT_WIDTH
                                                  16
#define TSI_DATA_TSICNT(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_DATA_TSICNT_SHIFT))&TSI_DATA_TSICNT_MASK)
#define TSI_DATA_SWTS_MASK
                                                  0x400000u
#define TSI DATA SWTS SHIFT
                                                  22
#define TSI_DATA_SWTS_WIDTH
#define TSI_DATA_SWTS(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_DATA_SWTS_SHIFT))&TSI_DATA_SWTS_MASK)
#define TSI_DATA_DMAEN_MASK
                                                  0x800000u
#define TSI_DATA_DMAEN_SHIFT
                                                  23
#define TSI_DATA_DMAEN_WIDTH
                                                  1
```

```
#define TSI_DATA_DMAEN(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_DATA_DMAEN_SHIFT))&TSI_DATA_DMAEN_MASK)
#define TSI_DATA_TSICH_MASK
                                                  0xF0000000u
#define TSI_DATA_TSICH_SHIFT
                                                  28
#define TSI_DATA_TSICH_WIDTH
#define TSI DATA TSICH(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_DATA_TSICH_SHIFT))&TSI_DATA_TSICH_MASK)
/* TSHD Bit Fields */
#define TSI_TSHD_THRESL_MASK
                                                  0xFFFFu
#define TSI_TSHD_THRESL_SHIFT
                                                  Θ
#define TSI_TSHD_THRESL_WIDTH
                                                  16
#define TSI_TSHD_THRESL(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_TSHD_THRESL_SHIFT))&TSI_TSHD_THRESL_MASK)
#define TSI_TSHD_THRESH_MASK
                                                  0xFFFF0000u
#define TSI_TSHD_THRESH_SHIFT
                                                  16
#define TSI_TSHD_THRESH_WIDTH
                                                  16
#define TSI_TSHD_THRESH(x)
                                                  (((uint32_t)((uint32_t)
(x))<<TSI_TSHD_THRESH_SHIFT))&TSI_TSHD_THRESH_MASK)
/*!
* @}
 */ /* end of group TSI_Register_Masks */
/* TSI - Peripheral instance base addresses */
/** Peripheral TSI0 base address */
#define TSIO_BASE
                                                  (0x40045000u)
/** Peripheral TSI0 base pointer */
                                                  ((TSI_Type *)TSI0_BASE)
#define TSI0
#define TSI0_BASE_PTR
                                                  (TSIO)
/** Array initializer of TSI peripheral base addresses */
#define TSI_BASE_ADDRS
                                                  { TSIO_BASE }
/** Array initializer of TSI peripheral base pointers */
#define TSI_BASE_PTRS
                                                  { TSI0 }
   -- TSI - Register accessor macros
 * @addtogroup TSI_Register_Accessor_Macros TSI - Register accessor macros
 * @{
 */
/* TSI - Register instance definitions */
/* TSI0 */
#define TSIO_GENCS
                                                  TSI_GENCS_REG(TSI0)
#define TSI0_DATA
                                                  TSI_DATA_REG(TSI0)
#define TSI0 TSHD
                                                  TSI_TSHD_REG(TSI0)
/*!
 */ /* end of group TSI_Register_Accessor_Macros */
/*!
 */ /* end of group TSI_Peripheral_Access_Layer */
```

```
-- UART Peripheral Access Layer
   -----*/
 * @addtogroup UART_Peripheral_Access_Layer UART Peripheral Access Layer
* @{
/** UART - Register Layout Typedef */
typedef struct {
  __IO uint8_t BDH;
                                               /**< UART Baud Rate Register:</pre>
High, offset: 0x0 */
 __IO uint8_t BDL;
                                               /**< UART Baud Rate Register:
Low, offset: 0x1 */
  _IO uint8_t C1;
                                               /**< UART Control Register 1,
offset: 0x2 */
                                               /** < UART Control Register 2,
  __IO uint8_t C2;
offset: 0x3 */
                                               /** < UART Status Register 1,
  offset: 0x4 */
  _IO uint8_t S2;
                                               /** < UART Status Register 2,
offset: 0x5 */
                                               /** < UART Control Register 3,
  __IO uint8_t C3;
offset: 0x6 */
                                               /**< UART Data Register, offset:
 __IO uint8_t D;
0x7 */
  __IO uint8_t C4;
                                               /** < UART Control Register 4,
offset: 0x8 */
} UART_Type, *UART_MemMapPtr;
  -- UART - Register accessor macros
  */
/*!
 * @addtogroup UART_Register_Accessor_Macros UART - Register accessor macros
* @{
*/
/* UART - Register accessors */
#define UART_BDH_REG(base)
                                             ((base)->BDH)
#define UART_BDL_REG(base)
                                             ((base)->BDL)
#define UART_C1_REG(base)
                                             ((base)->C1)
#define UART_C2_REG(base)
                                             ((base)->C2)
#define UART_S1_REG(base)
                                             ((base)->S1)
#define UART_S2_REG(base)
                                             ((base)->S2)
#define UART_C3_REG(base)
                                             ((base)->C3)
#define UART_D_REG(base)
                                             ((base)->D)
#define UART_C4_REG(base)
                                             ((base)->C4)
/*!
* @}
*/ /* end of group UART_Register_Accessor_Macros */
```

```
-- UART Register Masks
 * @addtogroup UART_Register_Masks UART Register Masks
 * @{
 */
/* BDH Bit Fields */
#define UART_BDH_SBR_MASK
                                                   0x1Fu
#define UART_BDH_SBR_SHIFT
                                                   0
#define UART BDH SBR WIDTH
#define UART_BDH_SBR(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_BDH_SBR_SHIFT))&UART_BDH_SBR_MASK)</pre>
#define UART_BDH_SBNS_MASK
                                                   0x20u
#define UART_BDH_SBNS_SHIFT
                                                   5
#define UART_BDH_SBNS_WIDTH
                                                   1
#define UART_BDH_SBNS(x)
                                                   (((uint8_t)(((uint8_t)
(x)) << UART_BDH_SBNS_SHIFT)) &UART_BDH_SBNS_MASK)
#define UART_BDH_RXEDGIE_MASK
                                                   0x40u
#define UART_BDH_RXEDGIE_SHIFT
                                                   6
#define UART_BDH_RXEDGIE_WIDTH
#define UART_BDH_RXEDGIE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_BDH_RXEDGIE_SHIFT))&UART_BDH_RXEDGIE_MASK)</pre>
#define UART_BDH_LBKDIE_MASK
                                                   0x80u
#define UART_BDH_LBKDIE_SHIFT
                                                   7
#define UART_BDH_LBKDIE_WIDTH
                                                   1
#define UART_BDH_LBKDIE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_BDH_LBKDIE_SHIFT))&UART_BDH_LBKDIE_MASK)
/* BDL Bit Fields */
#define UART_BDL_SBR_MASK
                                                   0xFFu
#define UART_BDL_SBR_SHIFT
                                                   0
#define UART_BDL_SBR_WIDTH
#define UART_BDL_SBR(x)
                                                   (((uint8_t)((uint8_t)
(x))<<UART_BDL_SBR_SHIFT))&UART_BDL_SBR_MASK)
/* C1 Bit Fields */
#define UART_C1_PT_MASK
                                                   0x1u
#define UART_C1_PT_SHIFT
                                                   0
#define UART_C1_PT_WIDTH
#define UART_C1_PT(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C1_PT_SHIFT))&UART_C1_PT_MASK)
#define UART_C1_PE_MASK
                                                   0x2u
#define UART_C1_PE_SHIFT
                                                   1
#define UART_C1_PE_WIDTH
                                                   1
#define UART_C1_PE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C1_PE_SHIFT))&UART_C1_PE_MASK)
#define UART_C1_ILT_MASK
                                                   0x4u
#define UART_C1_ILT_SHIFT
                                                   2
#define UART_C1_ILT_WIDTH
                                                   1
#define UART_C1_ILT(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C1_ILT_SHIFT))&UART_C1_ILT_MASK)
#define UART C1 WAKE MASK
                                                   0x8u
#define UART_C1_WAKE_SHIFT
                                                   3
#define UART_C1_WAKE_WIDTH
#define UART_C1_WAKE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C1_WAKE_SHIFT))&UART_C1_WAKE_MASK)
#define UART_C1_M_MASK
                                                   0x10u
#define UART_C1_M_SHIFT
                                                   4
```

```
#define UART_C1_M_WIDTH
#define UART_C1_M(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C1_M_SHIFT))&UART_C1_M_MASK)
#define UART_C1_RSRC_MASK
                                                   0x20u
#define UART_C1_RSRC_SHIFT
                                                   5
#define UART C1 RSRC WIDTH
#define UART_C1_RSRC(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C1_RSRC_SHIFT))&UART_C1_RSRC_MASK)
#define UART_C1_UARTSWAI_MASK
                                                   0x40u
#define UART_C1_UARTSWAI_SHIFT
                                                   6
#define UART_C1_UARTSWAI_WIDTH
                                                   1
#define UART_C1_UARTSWAI(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C1_UARTSWAI_SHIFT))&UART_C1_UARTSWAI_MASK)
#define UART_C1_LOOPS_MASK
                                                  0x80u
#define UART_C1_LOOPS_SHIFT
                                                   7
#define UART_C1_LOOPS_WIDTH
#define UART_C1_LOOPS(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C1_LOOPS_SHIFT))&UART_C1_LOOPS_MASK)
/* C2 Bit Fields */
#define UART C2 SBK MASK
                                                   0x1u
#define UART_C2_SBK_SHIFT
                                                  0
#define UART_C2_SBK_WIDTH
                                                   1
#define UART_C2_SBK(x)
                                                   (((uint8_t)((uint8_t)
(x))<<UART_C2_SBK_SHIFT))&UART_C2_SBK_MASK)
#define UART_C2_RWU_MASK
                                                   0x2u
#define UART_C2_RWU_SHIFT
                                                   1
#define UART_C2_RWU_WIDTH
#define UART_C2_RWU(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C2_RWU_SHIFT))&UART_C2_RWU_MASK)
#define UART_C2_RE_MASK
                                                   0x4u
#define UART_C2_RE_SHIFT
                                                   2
#define UART_C2_RE_WIDTH
                                                   1
#define UART C2 RE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C2_RE_SHIFT))&UART_C2_RE_MASK)
#define UART_C2_TE_MASK
                                                   0x8u
#define UART_C2_TE_SHIFT
                                                   3
#define UART_C2_TE_WIDTH
                                                   1
#define UART_C2_TE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C2_TE_SHIFT))&UART_C2_TE_MASK)
#define UART_C2_ILIE_MASK
                                                   0x10u
#define UART_C2_ILIE_SHIFT
                                                   4
#define UART_C2_ILIE_WIDTH
#define UART_C2_ILIE(x)
                                                   (((uint8_t)((uint8_t)
(x))<<UART_C2_ILIE_SHIFT))&UART_C2_ILIE_MASK)</pre>
#define UART_C2_RIE_MASK
                                                   0x20u
#define UART_C2_RIE_SHIFT
                                                   5
#define UART_C2_RIE_WIDTH
#define UART_C2_RIE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C2_RIE_SHIFT))&UART_C2_RIE_MASK)
#define UART_C2_TCIE_MASK
                                                   0x40u
#define UART_C2_TCIE_SHIFT
                                                   6
#define UART_C2_TCIE_WIDTH
                                                   1
#define UART C2 TCIE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C2_TCIE_SHIFT))&UART_C2_TCIE_MASK)
#define UART_C2_TIE_MASK
                                                  0x80u
#define UART_C2_TIE_SHIFT
                                                   7
#define UART_C2_TIE_WIDTH
                                                   1
#define UART_C2_TIE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C2_TIE_SHIFT))&UART_C2_TIE_MASK)</pre>
```

```
/* S1 Bit Fields */
#define UART_S1_PF_MASK
                                                  0x1u
#define UART_S1_PF_SHIFT
#define UART_S1_PF_WIDTH
                                                  1
#define UART_S1_PF(x)
                                                  (((uint8_t)((uint8_t)
(x))<<UART S1 PF SHIFT))&UART S1 PF MASK)
#define UART_S1_FE_MASK
                                                  0x2u
#define UART_S1_FE_SHIFT
                                                  1
#define UART_S1_FE_WIDTH
#define UART_S1_FE(x)
                                                  (((uint8_t)((uint8_t)
(x))<<UART_S1_FE_SHIFT))&UART_S1_FE_MASK)
#define UART_S1_NF_MASK
                                                  0x4u
#define UART S1 NF SHIFT
                                                  2
#define UART_S1_NF_WIDTH
#define UART_S1_NF(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_S1_NF_SHIFT))&UART_S1_NF_MASK)
#define UART_S1_OR_MASK
                                                  0x8u
#define UART_S1_OR_SHIFT
                                                  3
#define UART_S1_OR_WIDTH
                                                  1
#define UART S1 OR(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_S1_OR_SHIFT))&UART_S1_OR_MASK)
#define UART_S1_IDLE_MASK
                                                  0x10u
#define UART_S1_IDLE_SHIFT
                                                  4
#define UART_S1_IDLE_WIDTH
                                                  1
#define UART_S1_IDLE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_S1_IDLE_SHIFT))&UART_S1_IDLE_MASK)
#define UART_S1_RDRF_MASK
                                                  0x20u
#define UART_S1_RDRF_SHIFT
                                                  5
#define UART_S1_RDRF_WIDTH
#define UART_S1_RDRF(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_S1_RDRF_SHIFT))&UART_S1_RDRF_MASK)
#define UART_S1_TC_MASK
                                                  0x40u
#define UART_S1_TC_SHIFT
                                                  6
#define UART_S1_TC_WIDTH
#define UART_S1_TC(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_S1_TC_SHIFT))&UART_S1_TC_MASK)
#define UART_S1_TDRE_MASK
                                                  0x80u
#define UART_S1_TDRE_SHIFT
                                                  7
#define UART_S1_TDRE_WIDTH
                                                  1
#define UART_S1_TDRE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_S1_TDRE_SHIFT))&UART_S1_TDRE_MASK)
/* S2 Bit Fields */
#define UART_S2_RAF_MASK
                                                  0x1u
#define UART_S2_RAF_SHIFT
                                                  0
#define UART_S2_RAF_WIDTH
                                                  1
#define UART_S2_RAF(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_S2_RAF_SHIFT))&UART_S2_RAF_MASK)
#define UART_S2_LBKDE_MASK
                                                  0x2u
#define UART_S2_LBKDE_SHIFT
                                                  1
#define UART_S2_LBKDE_WIDTH
                                                  1
#define UART_S2_LBKDE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_S2_LBKDE_SHIFT))&UART_S2_LBKDE_MASK)
#define UART S2 BRK13 MASK
                                                  0x4u
#define UART_S2_BRK13_SHIFT
                                                  2
#define UART_S2_BRK13_WIDTH
#define UART_S2_BRK13(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_S2_BRK13_SHIFT))&UART_S2_BRK13_MASK)
#define UART_S2_RWUID_MASK
                                                  0x8u
#define UART_S2_RWUID_SHIFT
                                                  3
```

```
#define UART_S2_RWUID_WIDTH
#define UART_S2_RWUID(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_S2_RWUID_SHIFT))&UART_S2_RWUID_MASK)
#define UART_S2_RXINV_MASK
                                                   0x10u
#define UART_S2_RXINV_SHIFT
                                                   4
#define UART S2 RXINV WIDTH
#define UART_S2_RXINV(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_S2_RXINV_SHIFT))&UART_S2_RXINV_MASK)
#define UART_S2_RXEDGIF_MASK
                                                   0x40u
#define UART_S2_RXEDGIF_SHIFT
                                                   6
#define UART_S2_RXEDGIF_WIDTH
                                                   1
#define UART_S2_RXEDGIF(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_S2_RXEDGIF_SHIFT))&UART_S2_RXEDGIF_MASK)
#define UART_S2_LBKDIF_MASK
                                                   0x80u
#define UART_S2_LBKDIF_SHIFT
                                                   7
#define UART_S2_LBKDIF_WIDTH
                                                   1
#define UART_S2_LBKDIF(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_S2_LBKDIF_SHIFT))&UART_S2_LBKDIF_MASK)
/* C3 Bit Fields */
#define UART C3 PEIE MASK
                                                   0x1u
#define UART_C3_PEIE_SHIFT
                                                   0
#define UART_C3_PEIE_WIDTH
                                                   1
#define UART_C3_PEIE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C3_PEIE_SHIFT))&UART_C3_PEIE_MASK)</pre>
#define UART_C3_FEIE_MASK
                                                   0x2u
#define UART_C3_FEIE_SHIFT
                                                   1
#define UART_C3_FEIE_WIDTH
#define UART_C3_FEIE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C3_FEIE_SHIFT))&UART_C3_FEIE_MASK)</pre>
#define UART_C3_NEIE_MASK
                                                   0x4u
#define UART_C3_NEIE_SHIFT
                                                   2
#define UART_C3_NEIE_WIDTH
#define UART C3 NEIE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C3_NEIE_SHIFT))&UART_C3_NEIE_MASK)</pre>
#define UART_C3_ORIE_MASK
                                                   0x8u
#define UART_C3_ORIE_SHIFT
                                                   3
#define UART_C3_ORIE_WIDTH
                                                   1
#define UART_C3_ORIE(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C3_ORIE_SHIFT))&UART_C3_ORIE_MASK)
#define UART_C3_TXINV_MASK
                                                   0x10u
#define UART_C3_TXINV_SHIFT
                                                   4
#define UART_C3_TXINV_WIDTH
#define UART_C3_TXINV(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C3_TXINV_SHIFT))&UART_C3_TXINV_MASK)
#define UART_C3_TXDIR_MASK
                                                   0x20u
#define UART_C3_TXDIR_SHIFT
                                                   5
#define UART_C3_TXDIR_WIDTH
#define UART_C3_TXDIR(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C3_TXDIR_SHIFT))&UART_C3_TXDIR_MASK)
#define UART_C3_T8_MASK
                                                   0x40u
#define UART_C3_T8_SHIFT
                                                   6
#define UART_C3_T8_WIDTH
                                                   1
#define UART C3 T8(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C3_T8_SHIFT))&UART_C3_T8_MASK)
#define UART_C3_R8_MASK
                                                   0x80u
#define UART_C3_R8_SHIFT
                                                   7
#define UART_C3_R8_WIDTH
                                                   1
#define UART_C3_R8(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UART_C3_R8_SHIFT))&UART_C3_R8_MASK)
```

```
/* D Bit Fields */
#define UART_D_R0T0_MASK
                                                  0x1u
#define UART_D_R0T0_SHIFT
#define UART_D_ROTO_WIDTH
                                                  1
#define UART_D_R0T0(x)
                                                  (((uint8_t)((uint8_t)
(x))<<UART D ROTO SHIFT))&UART D ROTO MASK)
#define UART_D_R1T1_MASK
                                                  0x2u
#define UART_D_R1T1_SHIFT
                                                  1
#define UART_D_R1T1_WIDTH
#define UART_D_R1T1(x)
                                                  (((uint8_t)((uint8_t)
(x))<<UART_D_R1T1_SHIFT))&UART_D_R1T1_MASK)
#define UART_D_R2T2_MASK
                                                  0x4u
#define UART D R2T2 SHIFT
                                                  2
#define UART_D_R2T2_WIDTH
#define UART_D_R2T2(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_D_R2T2_SHIFT))&UART_D_R2T2_MASK)
#define UART_D_R3T3_MASK
                                                  0x8u
#define UART_D_R3T3_SHIFT
                                                  3
#define UART_D_R3T3_WIDTH
                                                  1
#define UART D R3T3(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_D_R3T3_SHIFT))&UART_D_R3T3_MASK)
#define UART_D_R4T4_MASK
                                                  0x10u
#define UART_D_R4T4_SHIFT
                                                  4
#define UART_D_R4T4_WIDTH
                                                  1
#define UART_D_R4T4(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_D_R4T4_SHIFT))&UART_D_R4T4_MASK)
#define UART_D_R5T5_MASK
                                                  0x20u
#define UART_D_R5T5_SHIFT
                                                  5
#define UART_D_R5T5_WIDTH
#define UART_D_R5T5(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_D_R5T5_SHIFT))&UART_D_R5T5_MASK)
#define UART_D_R6T6_MASK
                                                  0x40u
#define UART D R6T6 SHIFT
                                                  6
#define UART_D_R6T6_WIDTH
#define UART_D_R6T6(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_D_R6T6_SHIFT))&UART_D_R6T6_MASK)
#define UART_D_R7T7_MASK
                                                  0x80u
                                                  7
#define UART_D_R7T7_SHIFT
#define UART_D_R7T7_WIDTH
                                                  1
#define UART_D_R7T7(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_D_R7T7_SHIFT))&UART_D_R7T7_MASK)
/* C4 Bit Fields */
#define UART_C4_RDMAS_MASK
                                                  0x20u
#define UART_C4_RDMAS_SHIFT
                                                  5
#define UART_C4_RDMAS_WIDTH
                                                  1
#define UART_C4_RDMAS(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_C4_RDMAS_SHIFT))&UART_C4_RDMAS_MASK)
#define UART_C4_TDMAS_MASK
                                                  0x80u
#define UART_C4_TDMAS_SHIFT
                                                  7
#define UART_C4_TDMAS_WIDTH
                                                  1
#define UART_C4_TDMAS(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UART_C4_TDMAS_SHIFT))&UART_C4_TDMAS_MASK)
/*!
 */ /* end of group UART_Register_Masks */
/* UART - Peripheral instance base addresses */
```

```
/** Peripheral UART1 base address */
#define UART1_BASE
                                                (0x4006B000u)
/** Peripheral UART1 base pointer */
                                                ((UART_Type *)UART1_BASE)
#define UART1
#define UART1_BASE_PTR
                                                (UART1)
/** Peripheral UART2 base address */
#define UART2 BASE
                                                (0x4006C000u)
/** Peripheral UART2 base pointer */
#define UART2
                                                ((UART_Type *)UART2_BASE)
#define UART2_BASE_PTR
                                                (UART2)
/** Array initializer of UART peripheral base addresses */
                                                { UART1_BASE, UART2_BASE }
#define UART_BASE_ADDRS
/** Array initializer of UART peripheral base pointers */
                                               { UART1, UART2 }
#define UART_BASE_PTRS
   -- UART - Register accessor macros
   */
 * @addtogroup UART_Register_Accessor_Macros UART - Register accessor macros
* @{
*/
/* UART - Register instance definitions */
/* UART1 */
#define UART1_BDH
                                                UART_BDH_REG(UART1)
#define UART1_BDL
                                               UART_BDL_REG(UART1)
#define UART1_C1
                                                UART_C1_REG(UART1)
#define UART1_C2
                                               UART_C2_REG(UART1)
#define UART1_S1
                                               UART_S1_REG(UART1)
#define UART1_S2
                                                UART S2 REG(UART1)
#define UART1_C3
                                               UART_C3_REG(UART1)
                                                UART_D_REG(UART1)
#define UART1 D
#define UART1 C4
                                                UART_C4_REG(UART1)
/* UART2 */
                                                UART_BDH_REG(UART2)
#define UART2_BDH
#define UART2_BDL
                                                UART_BDL_REG(UART2)
#define UART2 C1
                                                UART_C1_REG(UART2)
#define UART2_C2
                                               UART_C2_REG(UART2)
#define UART2_S1
                                               UART_S1_REG(UART2)
#define UART2 S2
                                                UART_S2_REG(UART2)
#define UART2_C3
                                               UART_C3_REG(UART2)
#define UART2_D
                                               UART_D_REG(UART2)
#define UART2_C4
                                               UART_C4_REG(UART2)
/*!
*/ /* end of group UART_Register_Accessor_Macros */
/*!
 * @}
*/ /* end of group UART_Peripheral_Access_Layer */
   -- UARTO Peripheral Access Layer
```

```
* @addtogroup UARTO_Peripheral_Access_Layer UARTO Peripheral Access Layer
* @{
*/
/** UARTO - Register Layout Typedef */
typedef struct {
   _IO uint8_t BDH;
                                                /**< UART Baud Rate Register
High, offset: 0x0 */
                                                /**< UART Baud Rate Register
 __IO uint8_t BDL;
Low, offset: 0x1 */
  __IO uint8_t C1;
                                                /** < UART Control Register 1,
offset: 0x2 */
  __IO uint8_t C2;
                                                /** < UART Control Register 2,
offset: 0x3 */
  _IO uint8_t S1;
                                                /** < UART Status Register 1,
offset: 0x4 */
                                                /** < UART Status Register 2,
  __IO uint8_t S2;
offset: 0x5 */
  __IO uint8_t C3;
                                                /** < UART Control Register 3,
offset: 0x6 */
  _IO uint8_t D;
                                                /**< UART Data Register, offset:
0x7 */
                                                /**< UART Match Address
  _IO uint8_t MA1;
Registers 1, offset: 0x8 */
                                                /**< UART Match Address
 __IO uint8_t MA2;
Registers 2, offset: 0x9 */
 __IO uint8_t C4;
                                                /** < UART Control Register 4,
offset: 0xA */
                                                /**< UART Control Register 5,
  __IO uint8_t C5;
offset: 0xB */
} UARTO_Type, *UARTO_MemMapPtr;
/* ------
  -- UARTO - Register accessor macros
     ------*/
 * @addtogroup UARTO_Register_Accessor_Macros UARTO - Register accessor macros
* @{
*/
/* UARTO - Register accessors */
#define UARTO_BDH_REG(base)
                                              ((base)->BDH)
#define UARTO_BDL_REG(base)
                                              ((base)->BDL)
#define UARTO_C1_REG(base)
                                              ((base)->C1)
#define UARTO_C2_REG(base)
                                              ((base)->C2)
#define UARTO_S1_REG(base)
                                              ((base)->S1)
#define UARTO_S2_REG(base)
                                              ((base)->S2)
#define UARTO C3 REG(base)
                                              ((base)->C3)
#define UARTO_D_REG(base)
                                              ((base)->D)
#define UARTO_MA1_REG(base)
                                              ((base)->MA1)
#define UARTO_MA2_REG(base)
                                              ((base)->MA2)
#define UARTO_C4_REG(base)
                                              ((base)->C4)
#define UARTO_C5_REG(base)
                                              ((base)->C5)
```

```
/*!
 * @}
 */ /* end of group UARTO_Register_Accessor_Macros */
   -- UARTO Register Masks
 * @addtogroup UARTO_Register_Masks UARTO Register Masks
 * @{
 */
/* BDH Bit Fields */
#define UARTO_BDH_SBR_MASK
                                                  0x1Fu
#define UARTO_BDH_SBR_SHIFT
                                                  0
#define UARTO_BDH_SBR_WIDTH
#define UARTO_BDH_SBR(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_BDH_SBR_SHIFT))&UARTO_BDH_SBR_MASK)
#define UARTO_BDH_SBNS_MASK
                                                  0x20u
#define UARTO_BDH_SBNS_SHIFT
                                                  5
#define UARTO_BDH_SBNS_WIDTH
#define UARTO_BDH_SBNS(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_BDH_SBNS_SHIFT))&UARTO_BDH_SBNS_MASK)
#define UARTO_BDH_RXEDGIE_MASK
                                                  0x40u
#define UARTO_BDH_RXEDGIE_SHIFT
                                                  6
#define UARTO_BDH_RXEDGIE_WIDTH
                                                  1
#define UARTO_BDH_RXEDGIE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_BDH_RXEDGIE_SHIFT))&UARTO_BDH_RXEDGIE_MASK)
#define UARTO_BDH_LBKDIE_MASK
                                                  0x80u
#define UARTO_BDH_LBKDIE_SHIFT
#define UARTO_BDH_LBKDIE_WIDTH
#define UARTO_BDH_LBKDIE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_BDH_LBKDIE_SHIFT))&UARTO_BDH_LBKDIE_MASK)
/* BDL Bit Fields */
#define UARTO_BDL_SBR_MASK
                                                  0xFFu
#define UARTO_BDL_SBR_SHIFT
                                                  0
#define UARTO_BDL_SBR_WIDTH
                                                  8
#define UARTO_BDL_SBR(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_BDL_SBR_SHIFT))&UARTO_BDL_SBR_MASK)
/* C1 Bit Fields */
#define UARTO_C1_PT_MASK
                                                  0x1u
#define UARTO_C1_PT_SHIFT
                                                  0
#define UARTO_C1_PT_WIDTH
                                                  1
#define UARTO_C1_PT(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C1_PT_SHIFT))&UARTO_C1_PT_MASK)
#define UARTO_C1_PE_MASK
                                                  0x2u
#define UARTO_C1_PE_SHIFT
                                                  1
#define UARTO_C1_PE_WIDTH
                                                  1
#define UARTO_C1_PE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C1_PE_SHIFT))&UARTO_C1_PE_MASK)
#define UARTO C1 ILT MASK
                                                  0x4u
#define UARTO_C1_ILT_SHIFT
                                                  2
#define UARTO_C1_ILT_WIDTH
#define UARTO_C1_ILT(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C1_ILT_SHIFT))&UARTO_C1_ILT_MASK)
#define UARTO_C1_WAKE_MASK
                                                  0x8u
#define UARTO_C1_WAKE_SHIFT
                                                  3
```

```
#define UARTO_C1_WAKE_WIDTH
                                                  (((uint8_t)(((uint8_t)
#define UARTO_C1_WAKE(x)
(x))<<UARTO_C1_WAKE_SHIFT))&UARTO_C1_WAKE_MASK)
#define UARTO_C1_M_MASK
                                                  0x10u
#define UARTO_C1_M_SHIFT
                                                  4
#define UARTO C1 M WIDTH
                                                  1
#define UARTO_C1_M(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C1_M_SHIFT))&UARTO_C1_M_MASK)
#define UARTO_C1_RSRC_MASK
                                                  0x20u
#define UARTO_C1_RSRC_SHIFT
                                                  5
#define UARTO_C1_RSRC_WIDTH
                                                  1
#define UARTO_C1_RSRC(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C1_RSRC_SHIFT))&UARTO_C1_RSRC_MASK)
#define UARTO_C1_DOZEEN_MASK
                                                  0x40u
#define UARTO_C1_DOZEEN_SHIFT
                                                  6
#define UARTO_C1_DOZEEN_WIDTH
#define UARTO_C1_DOZEEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C1_DOZEEN_SHIFT))&UARTO_C1_DOZEEN_MASK)
#define UARTO_C1_LOOPS_MASK
                                                  0x80u
#define UARTO C1 LOOPS SHIFT
                                                  7
#define UARTO_C1_LOOPS_WIDTH
                                                  1
#define UARTO_C1_LOOPS(x)
                                                  (((uint8_t)((uint8_t)
(x))<<UARTO_C1_LOOPS_SHIFT))&UARTO_C1_LOOPS_MASK)
/* C2 Bit Fields */
#define UARTO_C2_SBK_MASK
                                                  0x1u
#define UARTO_C2_SBK_SHIFT
                                                  0
#define UARTO_C2_SBK_WIDTH
#define UARTO_C2_SBK(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C2_SBK_SHIFT))&UARTO_C2_SBK_MASK)
#define UARTO_C2_RWU_MASK
                                                  0x2u
#define UARTO_C2_RWU_SHIFT
                                                  1
#define UARTO_C2_RWU_WIDTH
                                                  1
#define UARTO_C2_RWU(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C2_RWU_SHIFT))&UARTO_C2_RWU_MASK)
#define UARTO_C2_RE_MASK
                                                  0x4u
#define UARTO_C2_RE_SHIFT
                                                  2
#define UARTO_C2_RE_WIDTH
                                                  1
#define UARTO_C2_RE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C2_RE_SHIFT))&UARTO_C2_RE_MASK)
#define UARTO_C2_TE_MASK
                                                  0x8u
#define UARTO_C2_TE_SHIFT
                                                  3
#define UARTO_C2_TE_WIDTH
                                                  1
#define UARTO_C2_TE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C2_TE_SHIFT))&UARTO_C2_TE_MASK)
#define UARTO_C2_ILIE_MASK
                                                  0x10u
#define UARTO_C2_ILIE_SHIFT
                                                  4
#define UARTO_C2_ILIE_WIDTH
#define UARTO_C2_ILIE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C2_ILIE_SHIFT))&UARTO_C2_ILIE_MASK)
#define UARTO_C2_RIE_MASK
                                                  0x20u
#define UARTO_C2_RIE_SHIFT
                                                  5
#define UARTO_C2_RIE_WIDTH
                                                  1
#define UARTO C2 RIE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C2_RIE_SHIFT))&UARTO_C2_RIE_MASK)
#define UARTO_C2_TCIE_MASK
                                                  0x40u
#define UARTO_C2_TCIE_SHIFT
#define UARTO_C2_TCIE_WIDTH
                                                  1
#define UARTO_C2_TCIE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C2_TCIE_SHIFT))&UARTO_C2_TCIE_MASK)
```

```
#define UARTO_C2_TIE_MASK
                                                  0x80u
#define UARTO_C2_TIE_SHIFT
                                                  7
#define UARTO_C2_TIE_WIDTH
#define UARTO_C2_TIE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C2_TIE_SHIFT))&UARTO_C2_TIE_MASK)
/* S1 Bit Fields */
#define UARTO_S1_PF_MASK
                                                  0x1u
#define UARTO_S1_PF_SHIFT
                                                  0
#define UARTO_S1_PF_WIDTH
#define UARTO_S1_PF(x)
                                                  (((uint8_t)((uint8_t)
(x))<<UARTO_S1_PF_SHIFT))&UARTO_S1_PF_MASK)
#define UARTO_S1_FE_MASK
                                                  0x2u
#define UARTO S1 FE SHIFT
                                                  1
#define UARTO_S1_FE_WIDTH
                                                  1
#define UARTO_S1_FE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_S1_FE_SHIFT))&UARTO_S1_FE_MASK)
#define UARTO_S1_NF_MASK
                                                  0x4u
#define UARTO_S1_NF_SHIFT
                                                  2
#define UARTO_S1_NF_WIDTH
                                                  1
#define UARTO S1 NF(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_S1_NF_SHIFT))&UARTO_S1_NF_MASK)
#define UARTO_S1_OR_MASK
                                                  0x8u
#define UARTO_S1_OR_SHIFT
                                                  3
#define UARTO_S1_OR_WIDTH
                                                  1
#define UARTO_S1_OR(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_S1_OR_SHIFT))&UARTO_S1_OR_MASK)
#define UARTO_S1_IDLE_MASK
                                                  0x10u
#define UARTO_S1_IDLE_SHIFT
                                                  4
#define UARTO_S1_IDLE_WIDTH
#define UARTO_S1_IDLE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_S1_IDLE_SHIFT))&UARTO_S1_IDLE_MASK)
#define UARTO_S1_RDRF_MASK
                                                  0x20u
#define UARTO_S1_RDRF_SHIFT
                                                  5
#define UARTO_S1_RDRF_WIDTH
#define UARTO S1 RDRF(x)
                                                  (((uint8_t)((uint8_t)
(x))<<UARTO_S1_RDRF_SHIFT))&UARTO_S1_RDRF_MASK)
#define UARTO_S1_TC_MASK
                                                  0x40u
                                                  6
#define UARTO_S1_TC_SHIFT
#define UARTO_S1_TC_WIDTH
                                                  1
                                                  (((uint8_t)(((uint8_t)
#define UARTO_S1_TC(x)
(x))<<UARTO_S1_TC_SHIFT))&UARTO_S1_TC_MASK)
#define UARTO_S1_TDRE_MASK
                                                  0x80u
#define UARTO_S1_TDRE_SHIFT
                                                  7
#define UARTO_S1_TDRE_WIDTH
                                                  1
#define UARTO_S1_TDRE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_S1_TDRE_SHIFT))&UARTO_S1_TDRE_MASK)
/* S2 Bit Fields */
#define UARTO_S2_RAF_MASK
                                                  0x1u
#define UARTO_S2_RAF_SHIFT
                                                  0
#define UARTO_S2_RAF_WIDTH
                                                  1
#define UARTO_S2_RAF(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_S2_RAF_SHIFT))&UARTO_S2_RAF_MASK)
#define UARTO S2 LBKDE MASK
                                                  0x2u
#define UARTO_S2_LBKDE_SHIFT
                                                  1
#define UARTO_S2_LBKDE_WIDTH
#define UARTO_S2_LBKDE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_S2_LBKDE_SHIFT))&UARTO_S2_LBKDE_MASK)
#define UARTO_S2_BRK13_MASK
                                                  0x4u
                                                  2
#define UARTO_S2_BRK13_SHIFT
```

```
#define UARTO_S2_BRK13_WIDTH
#define UARTO_S2_BRK13(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_S2_BRK13_SHIFT))&UARTO_S2_BRK13_MASK)
#define UARTO_S2_RWUID_MASK
                                                  0x8u
#define UARTO_S2_RWUID_SHIFT
                                                  3
#define UARTO S2 RWUID WIDTH
#define UARTO_S2_RWUID(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_S2_RWUID_SHIFT))&UARTO_S2_RWUID_MASK)
#define UARTO_S2_RXINV_MASK
                                                  0x10u
#define UARTO_S2_RXINV_SHIFT
#define UARTO_S2_RXINV_WIDTH
                                                  1
#define UARTO_S2_RXINV(x)
                                                  (((uint8_t)(((uint8_t)
(x)) << UARTO_S2_RXINV_SHIFT)) & UARTO_S2_RXINV_MASK)
#define UARTO_S2_MSBF_MASK
                                                  0x20u
#define UARTO_S2_MSBF_SHIFT
                                                  5
#define UARTO_S2_MSBF_WIDTH
#define UARTO_S2_MSBF(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_S2_MSBF_SHIFT))&UARTO_S2_MSBF_MASK)
#define UARTO_S2_RXEDGIF_MASK
                                                  0x40u
#define UARTO S2 RXEDGIF SHIFT
                                                  6
#define UARTO_S2_RXEDGIF_WIDTH
                                                  1
#define UARTO_S2_RXEDGIF(x)
                                                  (((uint8_t)((uint8_t)
(x))<<UARTO_S2_RXEDGIF_SHIFT))&UARTO_S2_RXEDGIF_MASK)
#define UARTO_S2_LBKDIF_MASK
                                                  0x80u
#define UARTO_S2_LBKDIF_SHIFT
                                                  7
#define UARTO_S2_LBKDIF_WIDTH
                                                  1
#define UARTO_S2_LBKDIF(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_S2_LBKDIF_SHIFT))&UARTO_S2_LBKDIF_MASK)
/* C3 Bit Fields */
#define UARTO_C3_PEIE_MASK
                                                  0x1u
#define UARTO_C3_PEIE_SHIFT
                                                  0
#define UARTO_C3_PEIE_WIDTH
                                                  1
#define UARTO_C3_PEIE(x)
                                                  (((uint8_t)((uint8_t)
(x))<<UARTO_C3_PEIE_SHIFT))&UARTO_C3_PEIE_MASK)
#define UARTO_C3_FEIE_MASK
                                                  0x2u
#define UARTO_C3_FEIE_SHIFT
                                                  1
#define UARTO_C3_FEIE_WIDTH
                                                  1
#define UARTO_C3_FEIE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C3_FEIE_SHIFT))&UARTO_C3_FEIE_MASK)
#define UARTO_C3_NEIE_MASK
                                                  0x4u
#define UARTO_C3_NEIE_SHIFT
                                                  2
#define UARTO_C3_NEIE_WIDTH
#define UARTO_C3_NEIE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C3_NEIE_SHIFT))&UARTO_C3_NEIE_MASK)</pre>
#define UARTO_C3_ORIE_MASK
                                                  0x8u
#define UARTO_C3_ORIE_SHIFT
                                                  3
#define UARTO_C3_ORIE_WIDTH
#define UARTO_C3_ORIE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C3_ORIE_SHIFT))&UARTO_C3_ORIE_MASK)
#define UARTO_C3_TXINV_MASK
                                                  0x10u
#define UARTO_C3_TXINV_SHIFT
                                                  4
#define UARTO_C3_TXINV_WIDTH
                                                  1
#define UARTO C3 TXINV(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C3_TXINV_SHIFT))&UARTO_C3_TXINV_MASK)
#define UARTO_C3_TXDIR_MASK
                                                  0x20u
#define UARTO_C3_TXDIR_SHIFT
                                                  5
#define UARTO_C3_TXDIR_WIDTH
                                                  1
#define UARTO_C3_TXDIR(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C3_TXDIR_SHIFT))&UARTO_C3_TXDIR_MASK)
```

```
#define UARTO_C3_R9T8_MASK
                                                  0x40u
#define UARTO_C3_R9T8_SHIFT
#define UARTO_C3_R9T8_WIDTH
#define UARTO_C3_R9T8(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UARTO_C3_R9T8_SHIFT))&UARTO_C3_R9T8_MASK)
#define UARTO C3 R8T9 MASK
                                                  0x80u
#define UARTO_C3_R8T9_SHIFT
                                                   7
#define UARTO_C3_R8T9_WIDTH
                                                   1
#define UARTO_C3_R8T9(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UARTO_C3_R8T9_SHIFT))&UARTO_C3_R8T9_MASK)
/* D Bit Fields */
#define UARTO_D_ROTO_MASK
                                                  0x1u
#define UARTO D ROTO SHIFT
                                                   0
#define UARTO_D_ROTO_WIDTH
                                                   1
#define UARTO_D_ROTO(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UARTO_D_ROTO_SHIFT))&UARTO_D_ROTO_MASK)
#define UARTO_D_R1T1_MASK
                                                   0x2u
#define UARTO_D_R1T1_SHIFT
                                                   1
#define UARTO_D_R1T1_WIDTH
                                                   1
#define UARTO D R1T1(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UARTO_D_R1T1_SHIFT))&UARTO_D_R1T1_MASK)
#define UARTO_D_R2T2_MASK
                                                   0x4u
#define UARTO_D_R2T2_SHIFT
                                                   2
#define UARTO_D_R2T2_WIDTH
                                                   1
#define UARTO_D_R2T2(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UARTO_D_R2T2_SHIFT))&UARTO_D_R2T2_MASK)
#define UARTO_D_R3T3_MASK
                                                   0x8u
#define UARTO_D_R3T3_SHIFT
                                                   3
#define UARTO_D_R3T3_WIDTH
#define UARTO_D_R3T3(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UARTO_D_R3T3_SHIFT))&UARTO_D_R3T3_MASK)
#define UARTO_D_R4T4_MASK
                                                   0x10u
#define UARTO_D_R4T4_SHIFT
                                                   4
#define UARTO_D_R4T4_WIDTH
                                                   1
#define UARTO D R4T4(x)
                                                   (((uint8_t)(((uint8_t)
(x) < UARTO D R4T4 SHIFT) \( \&\) & UARTO D R4T4 MASK \( \)
#define UARTO_D_R5T5_MASK
                                                   0x20u
                                                   5
#define UARTO_D_R5T5_SHIFT
#define UARTO_D_R5T5_WIDTH
                                                   1
                                                   (((uint8_t)(((uint8_t)
#define UARTO_D_R5T5(x)
(x))<<UARTO_D_R5T5_SHIFT))&UARTO_D_R5T5_MASK)
#define UARTO_D_R6T6_MASK
                                                  0x40u
#define UARTO_D_R6T6_SHIFT
#define UARTO_D_R6T6_WIDTH
#define UARTO_D_R6T6(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UARTO_D_R6T6_SHIFT))&UARTO_D_R6T6_MASK)
#define UARTO_D_R7T7_MASK
                                                   0x80u
#define UARTO_D_R7T7_SHIFT
                                                  7
#define UARTO_D_R7T7_WIDTH
                                                   (((uint8_t)(((uint8_t)
#define UARTO D R7T7(x)
(x))<<UARTO_D_R7T7_SHIFT))&UARTO_D_R7T7_MASK)
/* MA1 Bit Fields */
#define UARTO MA1 MA MASK
                                                   0xFFu
#define UARTO_MA1_MA_SHIFT
                                                  0
#define UARTO_MA1_MA_WIDTH
#define UARTO_MA1_MA(x)
                                                   (((uint8_t)(((uint8_t)
(x))<<UARTO_MA1_MA_SHIFT))&UARTO_MA1_MA_MASK)
/* MA2 Bit Fields */
#define UARTO_MA2_MA_MASK
                                                  0xFFu
```

```
#define UARTO_MA2_MA_SHIFT
                                                  0
#define UARTO_MA2_MA_WIDTH
                                                  8
#define UARTO_MA2_MA(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_MA2_MA_SHIFT))&UARTO_MA2_MA_MASK)
/* C4 Bit Fields */
#define UARTO C4 OSR MASK
                                                  0x1Fu
#define UARTO_C4_OSR_SHIFT
                                                  0
#define UARTO_C4_OSR_WIDTH
#define UARTO_C4_OSR(x)
                                                  (((uint8_t)(((uint8_t)
(x)) << UARTO_C4_OSR_SHIFT)) &UARTO_C4_OSR_MASK)
#define UARTO_C4_M10_MASK
                                                  0x20u
                                                  5
#define UARTO_C4_M10_SHIFT
#define UARTO C4 M10 WIDTH
                                                  1
#define UARTO_C4_M10(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C4_M10_SHIFT))&UARTO_C4_M10_MASK)
#define UARTO_C4_MAEN2_MASK
                                                  0x40u
#define UARTO_C4_MAEN2_SHIFT
                                                  6
#define UARTO_C4_MAEN2_WIDTH
                                                  1
#define UARTO_C4_MAEN2(x)
                                                  (((uint8_t)((uint8_t)
(x))<<UARTO_C4_MAEN2_SHIFT))&UARTO_C4_MAEN2_MASK)
#define UARTO_C4_MAEN1_MASK
                                                  0x80u
                                                  7
#define UARTO_C4_MAEN1_SHIFT
#define UARTO_C4_MAEN1_WIDTH
                                                  1
#define UARTO_C4_MAEN1(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C4_MAEN1_SHIFT))&UARTO_C4_MAEN1_MASK)
/* C5 Bit Fields */
#define UARTO_C5_RESYNCDIS_MASK
                                                  0x1u
#define UARTO_C5_RESYNCDIS_SHIFT
                                                  0
#define UARTO_C5_RESYNCDIS_WIDTH
                                                  1
#define UARTO_C5_RESYNCDIS(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C5_RESYNCDIS_SHIFT))&UARTO_C5_RESYNCDIS_MASK)
#define UARTO_C5_BOTHEDGE_MASK
                                                  0x2u
#define UARTO C5 BOTHEDGE SHIFT
                                                  1
#define UARTO_C5_BOTHEDGE_WIDTH
#define UARTO C5 BOTHEDGE(x)
                                                  (((uint8_t)((uint8_t)
(x))<<UARTO C5 BOTHEDGE SHIFT))&UARTO C5 BOTHEDGE MASK)
#define UARTO_C5_RDMAE_MASK
                                                  0x20u
                                                  5
#define UARTO_C5_RDMAE_SHIFT
#define UARTO_C5_RDMAE_WIDTH
                                                  1
#define UARTO_C5_RDMAE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C5_RDMAE_SHIFT))&UARTO_C5_RDMAE_MASK)
#define UARTO_C5_TDMAE_MASK
                                                  0x80u
#define UARTO_C5_TDMAE_SHIFT
                                                  7
#define UARTO_C5_TDMAE_WIDTH
                                                  1
#define UARTO_C5_TDMAE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<UARTO_C5_TDMAE_SHIFT))&UARTO_C5_TDMAE_MASK)
/*!
 */ /* end of group UARTO_Register_Masks */
/* UARTO - Peripheral instance base addresses */
/** Peripheral UARTO base address */
#define UARTO_BASE
                                                  (0x4006A000u)
/** Peripheral UARTO base pointer */
#define UARTO
                                                  ((UARTO_Type *)UARTO_BASE)
#define UARTO_BASE_PTR
                                                  (UARTO)
/** Array initializer of UARTO peripheral base addresses */
```

```
#define UARTO_BASE_ADDRS
                                          { UARTO_BASE }
/** Array initializer of UARTO peripheral base pointers */
#define UARTO_BASE_PTRS
                                          { UARTO }
/*
  -- UARTO - Register accessor macros
* @addtogroup UARTO_Register_Accessor_Macros UARTO - Register accessor macros
* @{
*/
/* UARTO - Register instance definitions */
/* UART0 */
#define UARTO_BDH
                                          UARTO_BDH_REG(UARTO)
#define UARTO_BDL
                                          UARTO_BDL_REG(UARTO)
#define UARTO_C1
                                          UARTO_C1_REG(UARTO)
#define UARTO C2
                                          UARTO C2 REG(UARTO)
#define UARTO_S1
                                          UARTO_S1_REG(UARTO)
#define UARTO_S2
                                          UARTO_S2_REG(UARTO)
#define UARTO C3
                                          UARTO_C3_REG(UARTO)
#define UARTO_D
                                          UARTO_D_REG(UARTO)
#define UARTO_MA1
                                          UARTO_MA1_REG(UARTO)
#define UARTO_MA2
                                          UARTO_MA2_REG(UARTO)
#define UARTO C4
                                          UARTO_C4_REG(UARTO)
#define UARTO_C5
                                          UARTO_C5_REG(UARTO)
/*!
* @}
*//* end of group UARTO_Register_Accessor_Macros */
/*!
*/ /* end of group UARTO_Peripheral_Access_Layer */
/* ------
  -- USB Peripheral Access Layer
  */
* @addtogroup USB_Peripheral_Access_Layer USB Peripheral Access Layer
* @{
*/
/** USB - Register Layout Typedef */
typedef struct {
  __I uint8_t PERID;
                                            /**< Peripheral ID register,
offset: 0x0 */
      uint8_t RESERVED_0[3];
  _I uint8_t IDCOMP;
                                            /**< Peripheral ID Complement
register, offset: 0x4 */
     uint8_t RESERVED_1[3];
  __I uint8_t REV;
                                            /**< Peripheral Revision
register, offset: 0x8 */
      uint8_t RESERVED_2[3];
```

```
__I uint8_t ADDINFO;
                                                     /**< Peripheral Additional Info
register, offset: 0xC */
       uint8_t RESERVED_3[3];
  __IO uint8_t OTGISTAT;
                                                     /**< OTG Interrupt Status</pre>
register, offset: 0x10 */
       uint8_t RESERVED_4[3];
   __IO uint8_t OTGICR;
                                                     /**< OTG Interrupt Control
Register, offset: 0x14 */
       uint8_t RESERVED_5[3];
   _IO uint8_t OTGSTAT;
                                                     /**< OTG Status register,</pre>
offset: 0x18 */
       uint8_t RESERVED_6[3];
   _IO uint8_t OTGCTL;
                                                     /**< OTG Control register,
offset: 0x1C */
       uint8_t RESERVED_7[99];
   __IO uint8_t ISTAT;
                                                     /**< Interrupt Status register,
offset: 0x80 */
       uint8_t RESERVED_8[3];
   _IO uint8_t INTEN;
                                                     /**< Interrupt Enable register,
offset: 0x84 */
       uint8_t RESERVED_9[3];
   __IO uint8_t ERRSTAT;
                                                     /**< Error Interrupt Status
register, offset: 0x88 */
       uint8_t RESERVED_10[3];
   _IO uint8_t ERREN;
                                                     /**< Error Interrupt Enable
register, offset: 0x8C */
       uint8_t RESERVED_11[3];
  __I uint8_t STAT;
                                                     /**< Status register, offset:
0x90 */
       uint8_t RESERVED_12[3];
  __IO uint8_t CTL;
                                                     /**< Control register, offset:
0x94 */
       uint8_t RESERVED_13[3];
                                                     /**< Address register, offset:
   _IO uint8_t ADDR;
0x98 */
       uint8_t RESERVED_14[3];
   _IO uint8_t BDTPAGE1;
                                                     /**< BDT Page Register 1,
offset: 0x9C */
       uint8_t RESERVED_15[3];
   _IO uint8_t FRMNUML;
                                                     /**< Frame Number Register Low,
offset: 0xA0 */
       uint8_t RESERVED_16[3];
   __IO uint8_t FRMNUMH;
                                                     /**< Frame Number Register High,
offset: 0xA4 */
       uint8_t RESERVED_17[3];
 __IO uint8_t TOKEN;
                                                     /**< Token register, offset:
0xA8 */
       uint8_t RESERVED_18[3];
                                                     /**< SOF Threshold Register,</pre>
   _IO uint8_t SOFTHLD;
offset: 0xAC */
       uint8_t RESERVED_19[3];
   _IO uint8_t BDTPAGE2;
                                                     /**< BDT Page Register 2,
offset: 0xB0 */
       uint8_t RESERVED_20[3];
   _IO uint8_t BDTPAGE3;
                                                    /** < BDT Page Register 3,
offset: 0xB4 */
       uint8_t RESERVED_21[11];
                                                     /* offset: 0xC0, array step: 0x4
 struct {
```

```
/**< Endpoint Control
    __IO uint8_t ENDPT;
register, array offset: 0xC0, array step: 0x4 */
        uint8_t RESERVED_0[3];
 } ENDPOINT[16];
  __IO uint8_t USBCTRL;
                                                  /**< USB Control register,
offset: 0x100 */
      uint8_t RESERVED_22[3];
   _I uint8_t OBSERVE;
                                                  /** < USB OTG Observe register,
offset: 0x104 */
      uint8_t RESERVED_23[3];
   _IO uint8_t CONTROL;
                                                  /**< USB OTG Control register,
offset: 0x108 */
      uint8_t RESERVED_24[3];
                                                  /**< USB Transceiver Control
  __IO uint8_t USBTRC0;
Register 0, offset: 0x10C */
      uint8_t RESERVED_25[7];
   _IO uint8_t USBFRMADJUST;
                                                  /** < Frame Adjust Register,
offset: 0x114 */
} USB_Type, *USB_MemMapPtr;
/* -----
   -- USB - Register accessor macros
 * @addtogroup USB_Register_Accessor_Macros USB - Register accessor macros
* @{
*/
/* USB - Register accessors */
#define USB_PERID_REG(base)
                                                 ((base)->PERID)
#define USB IDCOMP REG(base)
                                                 ((base)->IDCOMP)
#define USB_REV_REG(base)
                                                 ((base)->REV)
#define USB ADDINFO REG(base)
                                                 ((base)->ADDINFO)
#define USB OTGISTAT REG(base)
                                                 ((base)->OTGISTAT)
#define USB_OTGICR_REG(base)
                                                 ((base)->OTGICR)
#define USB_OTGSTAT_REG(base)
                                                 ((base)->OTGSTAT)
#define USB_OTGCTL_REG(base)
                                                 ((base)->OTGCTL)
                                                 ((base)->ISTAT)
#define USB_ISTAT_REG(base)
#define USB_INTEN_REG(base)
                                                 ((base)->INTEN)
#define USB_ERRSTAT_REG(base)
                                                 ((base)->ERRSTAT)
#define USB_ERREN_REG(base)
                                                 ((base)->ERREN)
#define USB_STAT_REG(base)
                                                 ((base)->STAT)
#define USB_CTL_REG(base)
                                                 ((base)->CTL)
#define USB_ADDR_REG(base)
                                                 ((base)->ADDR)
                                                 ((base)->BDTPAGE1)
#define USB_BDTPAGE1_REG(base)
#define USB_FRMNUML_REG(base)
                                                 ((base)->FRMNUML)
#define USB_FRMNUMH_REG(base)
                                                 ((base)->FRMNUMH)
#define USB TOKEN REG(base)
                                                 ((base)->TOKEN)
#define USB_SOFTHLD_REG(base)
                                                 ((base)->SOFTHLD)
#define USB_BDTPAGE2_REG(base)
                                                 ((base)->BDTPAGE2)
#define USB BDTPAGE3 REG(base)
                                                 ((base)->BDTPAGE3)
#define USB_ENDPT_REG(base,index)
                                                 ((base)->ENDPOINT[index].ENDPT)
#define USB_ENDPT_COUNT
                                                16
#define USB_USBCTRL_REG(base)
                                                ((base)->USBCTRL)
#define USB_OBSERVE_REG(base)
                                                ((base)->OBSERVE)
#define USB_CONTROL_REG(base)
                                                 ((base)->CONTROL)
#define USB_USBTRCO_REG(base)
                                                 ((base)->USBTRC0)
```

```
#define USB_USBFRMADJUST_REG(base)
                                                  ((base)->USBFRMADJUST)
/*!
* @}
 */ /* end of group USB_Register_Accessor_Macros */
   -- USB Register Masks
 * @addtogroup USB_Register_Masks USB Register Masks
 * @{
 */
/* PERID Bit Fields */
#define USB_PERID_ID_MASK
                                                  0x3Fu
#define USB_PERID_ID_SHIFT
                                                  0
#define USB PERID ID WIDTH
#define USB_PERID_ID(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_PERID_ID_SHIFT))&USB_PERID_ID_MASK)</pre>
/* IDCOMP Bit Fields */
#define USB_IDCOMP_NID_MASK
                                                  0x3Fu
#define USB_IDCOMP_NID_SHIFT
                                                  Θ
#define USB_IDCOMP_NID_WIDTH
                                                  6
#define USB_IDCOMP_NID(x)
                                                  (((uint8_t)(((uint8_t)
(x)) << USB_IDCOMP_NID_SHIFT)) &USB_IDCOMP_NID_MASK)
/* REV Bit Fields */
#define USB_REV_REV_MASK
                                                  0xFFu
#define USB_REV_REV_SHIFT
                                                  0
#define USB_REV_REV_WIDTH
#define USB REV REV(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_REV_REV_SHIFT))&USB_REV_REV_MASK)
/* ADDINFO Bit Fields */
#define USB_ADDINFO_IEHOST_MASK
                                                  0x1u
#define USB_ADDINFO_IEHOST_SHIFT
                                                  0
#define USB_ADDINFO_IEHOST_WIDTH
#define USB_ADDINFO_IEHOST(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_ADDINFO_IEHOST_SHIFT))&USB_ADDINFO_IEHOST_MASK)
#define USB_ADDINFO_IRQNUM_MASK
                                                  0xF8u
#define USB_ADDINFO_IRQNUM_SHIFT
                                                  3
#define USB_ADDINFO_IRQNUM_WIDTH
                                                  5
#define USB_ADDINFO_IRQNUM(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ADDINFO_IRQNUM_SHIFT))&USB_ADDINFO_IRQNUM_MASK)
/* OTGISTAT Bit Fields */
#define USB_OTGISTAT_AVBUSCHG_MASK
                                                  0x1u
#define USB_OTGISTAT_AVBUSCHG_SHIFT
                                                  0
#define USB_OTGISTAT_AVBUSCHG_WIDTH
#define USB OTGISTAT AVBUSCHG(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_OTGISTAT_AVBUSCHG_SHIFT))&USB_OTGISTAT_AVBUSCHG_MASK)
#define USB_OTGISTAT_B_SESS_CHG_MASK
                                                  0x4u
#define USB OTGISTAT B SESS CHG SHIFT
                                                  2
#define USB_OTGISTAT_B_SESS_CHG_WIDTH
                                                  1
#define USB_OTGISTAT_B_SESS_CHG(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_OTGISTAT_B_SESS_CHG_SHIFT))&USB_OTGISTAT_B_SESS_CHG_MASK)</pre>
#define USB_OTGISTAT_SESSVLDCHG_MASK
                                                  0x8u
#define USB_OTGISTAT_SESSVLDCHG_SHIFT
                                                  3
#define USB_OTGISTAT_SESSVLDCHG_WIDTH
                                                  1
```

```
#define USB_OTGISTAT_SESSVLDCHG(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OTGISTAT_SESSVLDCHG_SHIFT))&USB_OTGISTAT_SESSVLDCHG_MASK)
#define USB_OTGISTAT_LINE_STATE_CHG_MASK
                                                  0x20u
#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT
#define USB_OTGISTAT_LINE_STATE_CHG_WIDTH
#define USB OTGISTAT LINE STATE CHG(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OTGISTAT_LINE_STATE_CHG_SHIFT))&USB_OTGISTAT_LINE_STATE_CHG_MASK)</pre>
#define USB_OTGISTAT_ONEMSEC_MASK
                                                  0x40u
#define USB_OTGISTAT_ONEMSEC_SHIFT
                                                  6
#define USB_OTGISTAT_ONEMSEC_WIDTH
                                                  1
#define USB_OTGISTAT_ONEMSEC(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OTGISTAT_ONEMSEC_SHIFT))&USB_OTGISTAT_ONEMSEC_MASK)
#define USB OTGISTAT IDCHG MASK
                                                  0x80u
#define USB_OTGISTAT_IDCHG_SHIFT
                                                  7
#define USB_OTGISTAT_IDCHG_WIDTH
                                                  1
#define USB_OTGISTAT_IDCHG(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_OTGISTAT_IDCHG_SHIFT))&USB_OTGISTAT_IDCHG_MASK)
/* OTGICR Bit Fields */
#define USB_OTGICR_AVBUSEN_MASK
                                                  0x1u
#define USB OTGICR AVBUSEN SHIFT
                                                  0
#define USB_OTGICR_AVBUSEN_WIDTH
                                                  1
#define USB_OTGICR_AVBUSEN(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_OTGICR_AVBUSEN_SHIFT))&USB_OTGICR_AVBUSEN_MASK)
#define USB_OTGICR_BSESSEN_MASK
                                                  0x4u
#define USB_OTGICR_BSESSEN_SHIFT
                                                  2
#define USB_OTGICR_BSESSEN_WIDTH
                                                  1
#define USB_OTGICR_BSESSEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OTGICR_BSESSEN_SHIFT))&USB_OTGICR_BSESSEN_MASK)
#define USB_OTGICR_SESSVLDEN_MASK
                                                  0x8u
#define USB_OTGICR_SESSVLDEN_SHIFT
#define USB_OTGICR_SESSVLDEN_WIDTH
#define USB_OTGICR_SESSVLDEN(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_OTGICR_SESSVLDEN_SHIFT))&USB_OTGICR_SESSVLDEN_MASK)
#define USB_OTGICR_LINESTATEEN_MASK
                                                  0x20u
#define USB_OTGICR_LINESTATEEN_SHIFT
                                                  5
#define USB_OTGICR_LINESTATEEN_WIDTH
#define USB_OTGICR_LINESTATEEN(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_OTGICR_LINESTATEEN_SHIFT))&USB_OTGICR_LINESTATEEN_MASK)
#define USB_OTGICR_ONEMSECEN_MASK
                                                  0x40u
#define USB_OTGICR_ONEMSECEN_SHIFT
                                                  6
#define USB_OTGICR_ONEMSECEN_WIDTH
                                                  1
#define USB_OTGICR_ONEMSECEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OTGICR_ONEMSECEN_SHIFT))&USB_OTGICR_ONEMSECEN_MASK)
#define USB_OTGICR_IDEN_MASK
                                                  0x80u
#define USB_OTGICR_IDEN_SHIFT
                                                  7
#define USB_OTGICR_IDEN_WIDTH
#define USB_OTGICR_IDEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OTGICR_IDEN_SHIFT))&USB_OTGICR_IDEN_MASK)
/* OTGSTAT Bit Fields */
#define USB_OTGSTAT_AVBUSVLD_MASK
                                                  0x1u
#define USB_OTGSTAT_AVBUSVLD_SHIFT
                                                  0
#define USB_OTGSTAT_AVBUSVLD_WIDTH
                                                  1
#define USB OTGSTAT AVBUSVLD(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OTGSTAT_AVBUSVLD_SHIFT))&USB_OTGSTAT_AVBUSVLD_MASK)
#define USB_OTGSTAT_BSESSEND_MASK
                                                  0x4u
#define USB_OTGSTAT_BSESSEND_SHIFT
#define USB_OTGSTAT_BSESSEND_WIDTH
                                                  1
#define USB_OTGSTAT_BSESSEND(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_OTGSTAT_BSESSEND_SHIFT))&USB_OTGSTAT_BSESSEND_MASK)
```

```
#define USB_OTGSTAT_SESS_VLD_MASK
                                                  0x8u
#define USB_OTGSTAT_SESS_VLD_SHIFT
                                                  3
#define USB_OTGSTAT_SESS_VLD_WIDTH
#define USB_OTGSTAT_SESS_VLD(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OTGSTAT_SESS_VLD_SHIFT))&USB_OTGSTAT_SESS_VLD_MASK)
#define USB OTGSTAT LINESTATESTABLE MASK
                                                  0x20u
#define USB_OTGSTAT_LINESTATESTABLE_SHIFT
                                                  5
#define USB_OTGSTAT_LINESTATESTABLE_WIDTH
                                                  1
#define USB_OTGSTAT_LINESTATESTABLE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OTGSTAT_LINESTATESTABLE_SHIFT))&USB_OTGSTAT_LINESTATESTABLE_MASK)
#define USB_OTGSTAT_ONEMSECEN_MASK
                                                  0x40u
#define USB_OTGSTAT_ONEMSECEN_SHIFT
                                                  6
#define USB OTGSTAT ONEMSECEN WIDTH
                                                  1
#define USB_OTGSTAT_ONEMSECEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OTGSTAT_ONEMSECEN_SHIFT))&USB_OTGSTAT_ONEMSECEN_MASK)
#define USB_OTGSTAT_ID_MASK
                                                  0x80u
#define USB_OTGSTAT_ID_SHIFT
#define USB_OTGSTAT_ID_WIDTH
                                                  1
#define USB_OTGSTAT_ID(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_OTGSTAT_ID_SHIFT))&USB_OTGSTAT_ID_MASK)
/* OTGCTL Bit Fields */
#define USB_OTGCTL_OTGEN_MASK
                                                  0x4u
#define USB_OTGCTL_OTGEN_SHIFT
                                                  2
#define USB_OTGCTL_OTGEN_WIDTH
                                                  1
#define USB_OTGCTL_OTGEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OTGCTL_OTGEN_SHIFT))&USB_OTGCTL_OTGEN_MASK)
#define USB_OTGCTL_DMLOW_MASK
                                                  0x10u
#define USB_OTGCTL_DMLOW_SHIFT
#define USB_OTGCTL_DMLOW_WIDTH
#define USB_OTGCTL_DMLOW(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OTGCTL_DMLOW_SHIFT))&USB_OTGCTL_DMLOW_MASK)
#define USB_OTGCTL_DPLOW_MASK
                                                  0x20u
#define USB OTGCTL DPLOW SHIFT
                                                  5
#define USB_OTGCTL_DPLOW_WIDTH
#define USB_OTGCTL_DPLOW(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB OTGCTL DPLOW SHIFT))&USB OTGCTL DPLOW MASK)
#define USB_OTGCTL_DPHIGH_MASK
                                                  0x80u
#define USB_OTGCTL_DPHIGH_SHIFT
                                                  7
#define USB_OTGCTL_DPHIGH_WIDTH
                                                  1
#define USB_OTGCTL_DPHIGH(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OTGCTL_DPHIGH_SHIFT))&USB_OTGCTL_DPHIGH_MASK)
/* ISTAT Bit Fields */
#define USB_ISTAT_USBRST_MASK
                                                  0x1u
#define USB_ISTAT_USBRST_SHIFT
                                                  0
#define USB_ISTAT_USBRST_WIDTH
                                                  1
#define USB_ISTAT_USBRST(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ISTAT_USBRST_SHIFT))&USB_ISTAT_USBRST_MASK)
#define USB_ISTAT_ERROR_MASK
                                                  0x2u
#define USB_ISTAT_ERROR_SHIFT
#define USB_ISTAT_ERROR_WIDTH
                                                  1
#define USB_ISTAT_ERROR(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ISTAT_ERROR_SHIFT))&USB_ISTAT_ERROR_MASK)
#define USB ISTAT SOFTOK MASK
                                                  0x4u
#define USB_ISTAT_SOFTOK_SHIFT
                                                  2
#define USB_ISTAT_SOFTOK_WIDTH
#define USB_ISTAT_SOFTOK(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ISTAT_SOFTOK_SHIFT))&USB_ISTAT_SOFTOK_MASK)
#define USB_ISTAT_TOKDNE_MASK
                                                  0x8u
#define USB_ISTAT_TOKDNE_SHIFT
                                                  3
```

```
#define USB_ISTAT_TOKDNE_WIDTH
#define USB_ISTAT_TOKDNE(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_ISTAT_TOKDNE_SHIFT))&USB_ISTAT_TOKDNE_MASK)
#define USB_ISTAT_SLEEP_MASK
                                                  0x10u
#define USB_ISTAT_SLEEP_SHIFT
                                                  4
#define USB ISTAT SLEEP WIDTH
#define USB_ISTAT_SLEEP(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ISTAT_SLEEP_SHIFT))&USB_ISTAT_SLEEP_MASK)
#define USB_ISTAT_RESUME_MASK
                                                  0x20u
#define USB_ISTAT_RESUME_SHIFT
#define USB_ISTAT_RESUME_WIDTH
                                                  1
#define USB_ISTAT_RESUME(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ISTAT_RESUME_SHIFT))&USB_ISTAT_RESUME_MASK)</pre>
#define USB_ISTAT_ATTACH_MASK
                                                  0x40u
#define USB_ISTAT_ATTACH_SHIFT
#define USB_ISTAT_ATTACH_WIDTH
#define USB_ISTAT_ATTACH(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ISTAT_ATTACH_SHIFT))&USB_ISTAT_ATTACH_MASK)
#define USB_ISTAT_STALL_MASK
                                                  0x80u
#define USB ISTAT STALL SHIFT
                                                  7
#define USB_ISTAT_STALL_WIDTH
#define USB_ISTAT_STALL(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_ISTAT_STALL_SHIFT))&USB_ISTAT_STALL_MASK)
/* INTEN Bit Fields */
#define USB_INTEN_USBRSTEN_MASK
                                                  0x1u
#define USB_INTEN_USBRSTEN_SHIFT
                                                  0
#define USB_INTEN_USBRSTEN_WIDTH
                                                  1
#define USB_INTEN_USBRSTEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_INTEN_USBRSTEN_SHIFT))&USB_INTEN_USBRSTEN_MASK)
#define USB_INTEN_ERROREN_MASK
                                                  0x2u
#define USB_INTEN_ERROREN_SHIFT
                                                  1
#define USB_INTEN_ERROREN_WIDTH
#define USB_INTEN_ERROREN(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_INTEN_ERROREN_SHIFT))&USB_INTEN_ERROREN_MASK)</pre>
#define USB_INTEN_SOFTOKEN_MASK
                                                  0x4u
#define USB_INTEN_SOFTOKEN_SHIFT
#define USB_INTEN_SOFTOKEN_WIDTH
                                                  1
#define USB_INTEN_SOFTOKEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_INTEN_SOFTOKEN_SHIFT))&USB_INTEN_SOFTOKEN_MASK)
#define USB_INTEN_TOKDNEEN_MASK
                                                  0x8u
#define USB_INTEN_TOKDNEEN_SHIFT
                                                  3
#define USB_INTEN_TOKDNEEN_WIDTH
#define USB_INTEN_TOKDNEEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_INTEN_TOKDNEEN_SHIFT))&USB_INTEN_TOKDNEEN_MASK)
#define USB_INTEN_SLEEPEN_MASK
                                                  0x10u
#define USB_INTEN_SLEEPEN_SHIFT
                                                  4
#define USB_INTEN_SLEEPEN_WIDTH
#define USB_INTEN_SLEEPEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_INTEN_SLEEPEN_SHIFT))&USB_INTEN_SLEEPEN_MASK)
#define USB_INTEN_RESUMEEN_MASK
                                                  0x20u
#define USB_INTEN_RESUMEEN_SHIFT
                                                  5
#define USB_INTEN_RESUMEEN_WIDTH
                                                  1
#define USB INTEN RESUMEEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_INTEN_RESUMEEN_SHIFT))&USB_INTEN_RESUMEEN_MASK)
#define USB_INTEN_ATTACHEN_MASK
                                                  0x40u
#define USB_INTEN_ATTACHEN_SHIFT
#define USB_INTEN_ATTACHEN_WIDTH
                                                  1
#define USB_INTEN_ATTACHEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_INTEN_ATTACHEN_SHIFT))&USB_INTEN_ATTACHEN_MASK)
```

```
#define USB_INTEN_STALLEN_MASK
                                                  0x80u
#define USB_INTEN_STALLEN_SHIFT
#define USB_INTEN_STALLEN_WIDTH
#define USB_INTEN_STALLEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_INTEN_STALLEN_SHIFT))&USB_INTEN_STALLEN_MASK)
/* ERRSTAT Bit Fields */
#define USB ERRSTAT PIDERR MASK
                                                  0x1u
#define USB_ERRSTAT_PIDERR_SHIFT
                                                  0
#define USB_ERRSTAT_PIDERR_WIDTH
#define USB_ERRSTAT_PIDERR(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ERRSTAT_PIDERR_SHIFT))&USB_ERRSTAT_PIDERR_MASK)</pre>
#define USB_ERRSTAT_CRC5E0F_MASK
                                                  0x2u
#define USB ERRSTAT CRC5EOF SHIFT
#define USB_ERRSTAT_CRC5EOF_WIDTH
#define USB_ERRSTAT_CRC5EOF(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_ERRSTAT_CRC5E0F_SHIFT))&USB_ERRSTAT_CRC5E0F_MASK)
#define USB_ERRSTAT_CRC16_MASK
                                                  0x4u
#define USB_ERRSTAT_CRC16_SHIFT
                                                  2
#define USB_ERRSTAT_CRC16_WIDTH
#define USB ERRSTAT CRC16(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ERRSTAT_CRC16_SHIFT))&USB_ERRSTAT_CRC16_MASK)
#define USB_ERRSTAT_DFN8_MASK
                                                  0x8u
#define USB_ERRSTAT_DFN8_SHIFT
#define USB_ERRSTAT_DFN8_WIDTH
                                                  1
#define USB_ERRSTAT_DFN8(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ERRSTAT_DFN8_SHIFT))&USB_ERRSTAT_DFN8_MASK)
#define USB_ERRSTAT_BTOERR_MASK
                                                  0x10u
#define USB_ERRSTAT_BTOERR_SHIFT
#define USB_ERRSTAT_BTOERR_WIDTH
#define USB_ERRSTAT_BTOERR(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_ERRSTAT_BTOERR_SHIFT))&USB_ERRSTAT_BTOERR_MASK)
#define USB_ERRSTAT_DMAERR_MASK
                                                  0x20u
#define USB_ERRSTAT_DMAERR_SHIFT
                                                  5
#define USB_ERRSTAT_DMAERR_WIDTH
#define USB_ERRSTAT_DMAERR(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB ERRSTAT DMAERR SHIFT))&USB ERRSTAT DMAERR MASK)
#define USB_ERRSTAT_BTSERR_MASK
                                                  0x80u
                                                  7
#define USB_ERRSTAT_BTSERR_SHIFT
#define USB_ERRSTAT_BTSERR_WIDTH
                                                  1
#define USB_ERRSTAT_BTSERR(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ERRSTAT_BTSERR_SHIFT))&USB_ERRSTAT_BTSERR_MASK)
/* ERREN Bit Fields */
#define USB_ERREN_PIDERREN_MASK
                                                  0x1u
#define USB_ERREN_PIDERREN_SHIFT
                                                  0
#define USB_ERREN_PIDERREN_WIDTH
                                                  1
#define USB_ERREN_PIDERREN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ERREN_PIDERREN_SHIFT))&USB_ERREN_PIDERREN_MASK)</pre>
#define USB_ERREN_CRC5E0FEN_MASK
                                                  0x2u
#define USB_ERREN_CRC5E0FEN_SHIFT
#define USB_ERREN_CRC5E0FEN_WIDTH
                                                  1
#define USB_ERREN_CRC5E0FEN(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_ERREN_CRC5E0FEN_SHIFT))&USB_ERREN_CRC5E0FEN_MASK)
#define USB ERREN CRC16EN MASK
                                                  0x4u
#define USB_ERREN_CRC16EN_SHIFT
                                                  2
#define USB_ERREN_CRC16EN_WIDTH
#define USB_ERREN_CRC16EN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ERREN_CRC16EN_SHIFT))&USB_ERREN_CRC16EN_MASK)
#define USB_ERREN_DFN8EN_MASK
                                                  0x8u
                                                  3
#define USB_ERREN_DFN8EN_SHIFT
```

```
#define USB_ERREN_DFN8EN_WIDTH
#define USB_ERREN_DFN8EN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ERREN_DFN8EN_SHIFT))&USB_ERREN_DFN8EN_MASK)
#define USB_ERREN_BTOERREN_MASK
                                                  0x10u
#define USB_ERREN_BTOERREN_SHIFT
                                                  4
#define USB ERREN BTOERREN WIDTH
#define USB_ERREN_BTOERREN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ERREN_BTOERREN_SHIFT))&USB_ERREN_BTOERREN_MASK)
#define USB_ERREN_DMAERREN_MASK
                                                  0x20u
#define USB_ERREN_DMAERREN_SHIFT
#define USB_ERREN_DMAERREN_WIDTH
                                                  1
#define USB_ERREN_DMAERREN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ERREN_DMAERREN_SHIFT))&USB_ERREN_DMAERREN_MASK)
#define USB_ERREN_BTSERREN_MASK
                                                  0x80u
#define USB_ERREN_BTSERREN_SHIFT
#define USB_ERREN_BTSERREN_WIDTH
#define USB_ERREN_BTSERREN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ERREN_BTSERREN_SHIFT))&USB_ERREN_BTSERREN_MASK)
/* STAT Bit Fields */
#define USB STAT ODD MASK
                                                  0x4u
#define USB_STAT_ODD_SHIFT
                                                  2
#define USB_STAT_ODD_WIDTH
#define USB_STAT_ODD(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_STAT_ODD_SHIFT))&USB_STAT_ODD_MASK)
#define USB_STAT_TX_MASK
                                                  0x8u
#define USB_STAT_TX_SHIFT
                                                  3
#define USB_STAT_TX_WIDTH
#define USB_STAT_TX(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_STAT_TX_SHIFT))&USB_STAT_TX_MASK)
#define USB_STAT_ENDP_MASK
                                                  0xF0u
#define USB_STAT_ENDP_SHIFT
                                                  4
#define USB_STAT_ENDP_WIDTH
                                                  4
#define USB_STAT_ENDP(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_STAT_ENDP_SHIFT))&USB_STAT_ENDP_MASK)
/* CTL Bit Fields */
#define USB_CTL_USBENSOFEN_MASK
                                                  0x1u
#define USB_CTL_USBENSOFEN_SHIFT
                                                  0
#define USB_CTL_USBENSOFEN_WIDTH
#define USB_CTL_USBENSOFEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_CTL_USBENSOFEN_SHIFT))&USB_CTL_USBENSOFEN_MASK)
#define USB_CTL_ODDRST_MASK
                                                  0x2u
#define USB_CTL_ODDRST_SHIFT
                                                  1
#define USB_CTL_ODDRST_WIDTH
#define USB_CTL_ODDRST(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_CTL_ODDRST_SHIFT))&USB_CTL_ODDRST_MASK)
#define USB_CTL_RESUME_MASK
                                                  0x4u
#define USB_CTL_RESUME_SHIFT
                                                  2
#define USB_CTL_RESUME_WIDTH
#define USB_CTL_RESUME(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_CTL_RESUME_SHIFT))&USB_CTL_RESUME_MASK)
#define USB_CTL_HOSTMODEEN_MASK
                                                  0x8u
#define USB_CTL_HOSTMODEEN_SHIFT
                                                  3
#define USB CTL HOSTMODEEN WIDTH
#define USB_CTL_HOSTMODEEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_CTL_HOSTMODEEN_SHIFT))&USB_CTL_HOSTMODEEN_MASK)</pre>
#define USB_CTL_RESET_MASK
                                                  0x10u
#define USB_CTL_RESET_SHIFT
                                                  4
#define USB_CTL_RESET_WIDTH
#define USB_CTL_RESET(x)
                                                  (((uint8_t)(((uint8_t)
```

```
(x))<<USB_CTL_RESET_SHIFT))&USB_CTL_RESET_MASK)
#define USB_CTL_TXSUSPENDTOKENBUSY_MASK
                                                  0x20u
#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT
                                                  5
#define USB_CTL_TXSUSPENDTOKENBUSY_WIDTH
                                                  1
#define USB_CTL_TXSUSPENDTOKENBUSY(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_CTL_TXSUSPENDTOKENBUSY_SHIFT))&USB_CTL_TXSUSPENDTOKENBUSY_MASK)</pre>
#define USB_CTL_SE0_MASK
                                                  0x40u
#define USB_CTL_SE0_SHIFT
#define USB_CTL_SE0_WIDTH
#define USB_CTL_SE0(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_CTL_SE0_SHIFT))&USB_CTL_SE0_MASK)
#define USB_CTL_JSTATE_MASK
                                                  0x80u
#define USB_CTL_JSTATE_SHIFT
                                                  7
#define USB_CTL_JSTATE_WIDTH
                                                  1
#define USB_CTL_JSTATE(x)
                                                  (((uint8_t)((uint8_t)
(x)) < USB_CTL_JSTATE_SHIFT)) & USB_CTL_JSTATE_MASK)
/* ADDR Bit Fields */
#define USB_ADDR_ADDR_MASK
                                                  0x7Fu
#define USB_ADDR_ADDR_SHIFT
                                                  0
#define USB ADDR ADDR WIDTH
#define USB_ADDR_ADDR(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ADDR_ADDR_SHIFT))&USB_ADDR_ADDR_MASK)
#define USB_ADDR_LSEN_MASK
                                                  0x80u
#define USB_ADDR_LSEN_SHIFT
                                                  7
#define USB_ADDR_LSEN_WIDTH
                                                  1
#define USB_ADDR_LSEN(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_ADDR_LSEN_SHIFT))&USB_ADDR_LSEN_MASK)
/* BDTPAGE1 Bit Fields */
#define USB_BDTPAGE1_BDTBA_MASK
                                                  0xFEu
#define USB_BDTPAGE1_BDTBA_SHIFT
                                                  1
#define USB_BDTPAGE1_BDTBA_WIDTH
#define USB_BDTPAGE1_BDTBA(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_BDTPAGE1_BDTBA_SHIFT))&USB_BDTPAGE1_BDTBA_MASK)
/* FRMNUML Bit Fields */
#define USB FRMNUML FRM MASK
                                                  0xFFu
#define USB FRMNUML FRM SHIFT
                                                  0
#define USB_FRMNUML_FRM_WIDTH
                                                  8
#define USB_FRMNUML_FRM(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_FRMNUML_FRM_SHIFT))&USB_FRMNUML_FRM_MASK)
/* FRMNUMH Bit Fields */
#define USB_FRMNUMH_FRM_MASK
                                                  0x7u
#define USB_FRMNUMH_FRM_SHIFT
                                                  0
#define USB_FRMNUMH_FRM_WIDTH
                                                  3
#define USB_FRMNUMH_FRM(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_FRMNUMH_FRM_SHIFT))&USB_FRMNUMH_FRM_MASK)
/* TOKEN Bit Fields */
#define USB_TOKEN_TOKENENDPT_MASK
                                                  0xFu
#define USB_TOKEN_TOKENENDPT_SHIFT
                                                  0
#define USB_TOKEN_TOKENENDPT_WIDTH
#define USB_TOKEN_TOKENENDPT(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_TOKEN_TOKENENDPT_SHIFT))&USB_TOKEN_TOKENENDPT_MASK)
#define USB_TOKEN_TOKENPID_MASK
                                                  0xF0u
#define USB TOKEN TOKENPID SHIFT
                                                  4
#define USB_TOKEN_TOKENPID_WIDTH
                                                  4
#define USB_TOKEN_TOKENPID(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_TOKEN_TOKENPID_SHIFT))&USB_TOKEN_TOKENPID_MASK)
/* SOFTHLD Bit Fields */
#define USB_SOFTHLD_CNT_MASK
                                                  0xFFu
#define USB_SOFTHLD_CNT_SHIFT
                                                  0
```

```
#define USB_SOFTHLD_CNT_WIDTH
#define USB_SOFTHLD_CNT(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_SOFTHLD_CNT_SHIFT))&USB_SOFTHLD_CNT_MASK)
/* BDTPAGE2 Bit Fields */
#define USB BDTPAGE2 BDTBA MASK
                                                  0xFFu
#define USB BDTPAGE2 BDTBA SHIFT
#define USB_BDTPAGE2_BDTBA_WIDTH
#define USB_BDTPAGE2_BDTBA(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_BDTPAGE2_BDTBA_SHIFT))&USB_BDTPAGE2_BDTBA_MASK)
/* BDTPAGE3 Bit Fields */
#define USB_BDTPAGE3_BDTBA_MASK
                                                  0xFFu
#define USB_BDTPAGE3_BDTBA_SHIFT
                                                  0
#define USB_BDTPAGE3_BDTBA_WIDTH
                                                  8
#define USB_BDTPAGE3_BDTBA(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_BDTPAGE3_BDTBA_SHIFT))&USB_BDTPAGE3_BDTBA_MASK)
/* ENDPT Bit Fields */
#define USB_ENDPT_EPHSHK_MASK
                                                  0x1u
#define USB_ENDPT_EPHSHK_SHIFT
                                                  0
#define USB_ENDPT_EPHSHK_WIDTH
                                                  1
#define USB ENDPT EPHSHK(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ENDPT_EPHSHK_SHIFT))&USB_ENDPT_EPHSHK_MASK)
#define USB_ENDPT_EPSTALL_MASK
                                                  0x2u
#define USB_ENDPT_EPSTALL_SHIFT
#define USB_ENDPT_EPSTALL_WIDTH
                                                  1
#define USB_ENDPT_EPSTALL(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ENDPT_EPSTALL_SHIFT))&USB_ENDPT_EPSTALL_MASK)
#define USB_ENDPT_EPTXEN_MASK
                                                  0x4u
#define USB_ENDPT_EPTXEN_SHIFT
#define USB_ENDPT_EPTXEN_WIDTH
#define USB_ENDPT_EPTXEN(x)
                                                  (((uint8_t)(((uint8_t)
(x)) << USB_ENDPT_EPTXEN_SHIFT)) &USB_ENDPT_EPTXEN_MASK)
#define USB_ENDPT_EPRXEN_MASK
                                                  0x8u
#define USB_ENDPT_EPRXEN_SHIFT
                                                  3
#define USB_ENDPT_EPRXEN_WIDTH
#define USB ENDPT EPRXEN(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_ENDPT_EPRXEN_SHIFT))&USB_ENDPT_EPRXEN_MASK)
#define USB_ENDPT_EPCTLDIS_MASK
                                                  0x10u
#define USB_ENDPT_EPCTLDIS_SHIFT
                                                  4
#define USB_ENDPT_EPCTLDIS_WIDTH
                                                  1
#define USB_ENDPT_EPCTLDIS(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ENDPT_EPCTLDIS_SHIFT))&USB_ENDPT_EPCTLDIS_MASK)
#define USB_ENDPT_RETRYDIS_MASK
                                                  0x40u
#define USB_ENDPT_RETRYDIS_SHIFT
#define USB_ENDPT_RETRYDIS_WIDTH
                                                  1
#define USB_ENDPT_RETRYDIS(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ENDPT_RETRYDIS_SHIFT))&USB_ENDPT_RETRYDIS_MASK)
#define USB_ENDPT_HOSTWOHUB_MASK
                                                  0x80u
#define USB_ENDPT_HOSTWOHUB_SHIFT
                                                  7
#define USB_ENDPT_HOSTWOHUB_WIDTH
#define USB ENDPT HOSTWOHUB(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_ENDPT_HOSTWOHUB_SHIFT))&USB_ENDPT_HOSTWOHUB_MASK)
/* USBCTRL Bit Fields */
#define USB USBCTRL PDE MASK
                                                  0x40u
#define USB_USBCTRL_PDE_SHIFT
                                                  6
#define USB_USBCTRL_PDE_WIDTH
#define USB_USBCTRL_PDE(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_USBCTRL_PDE_SHIFT))&USB_USBCTRL_PDE_MASK)
#define USB_USBCTRL_SUSP_MASK
                                                  0x80u
#define USB_USBCTRL_SUSP_SHIFT
                                                  7
```

```
#define USB_USBCTRL_SUSP_WIDTH
#define USB_USBCTRL_SUSP(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_USBCTRL_SUSP_SHIFT))&USB_USBCTRL_SUSP_MASK)
/* OBSERVE Bit Fields */
#define USB OBSERVE DMPD MASK
                                                  0x10u
#define USB OBSERVE DMPD SHIFT
                                                  4
#define USB_OBSERVE_DMPD_WIDTH
#define USB_OBSERVE_DMPD(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OBSERVE_DMPD_SHIFT))&USB_OBSERVE_DMPD_MASK)
#define USB_OBSERVE_DPPD_MASK
                                                  0x40u
#define USB_OBSERVE_DPPD_SHIFT
                                                  6
#define USB_OBSERVE_DPPD_WIDTH
                                                  1
#define USB OBSERVE DPPD(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_OBSERVE_DPPD_SHIFT))&USB_OBSERVE_DPPD_MASK)</pre>
#define USB_OBSERVE_DPPU_MASK
                                                  0x80u
#define USB_OBSERVE_DPPU_SHIFT
                                                  7
#define USB_OBSERVE_DPPU_WIDTH
                                                  1
#define USB_OBSERVE_DPPU(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_OBSERVE_DPPU_SHIFT))&USB_OBSERVE_DPPU_MASK)
/* CONTROL Bit Fields */
#define USB_CONTROL_DPPULLUPNONOTG_MASK
                                                  0x10u
#define USB_CONTROL_DPPULLUPNONOTG_SHIFT
                                                  4
#define USB_CONTROL_DPPULLUPNONOTG_WIDTH
#define USB_CONTROL_DPPULLUPNONOTG(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_CONTROL_DPPULLUPNONOTG_SHIFT))&USB_CONTROL_DPPULLUPNONOTG_MASK)
/* USBTRCO Bit Fields */
#define USB_USBTRC0_USB_RESUME_INT_MASK
                                                  0x1u
#define USB_USBTRCO_USB_RESUME_INT_SHIFT
                                                  0
#define USB_USBTRCO_USB_RESUME_INT_WIDTH
                                                  1
#define USB_USBTRCO_USB_RESUME_INT(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_USBTRCO_USB_RESUME_INT_SHIFT))&USB_USBTRCO_USB_RESUME_INT_MASK)
#define USB_USBTRCO_SYNC_DET_MASK
                                                  0x2u
#define USB_USBTRCO_SYNC_DET_SHIFT
                                                  1
#define USB_USBTRCO_SYNC_DET_WIDTH
#define USB_USBTRCO_SYNC_DET(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB USBTRC0 SYNC DET SHIFT))&USB USBTRC0 SYNC DET MASK)
#define USB_USBTRCO_USBRESMEN_MASK
                                                  0x20u
#define USB_USBTRCO_USBRESMEN_SHIFT
                                                  5
#define USB_USBTRCO_USBRESMEN_WIDTH
                                                  1
#define USB_USBTRCO_USBRESMEN(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_USBTRC0_USBRESMEN_SHIFT))&USB_USBTRC0_USBRESMEN_MASK)
#define USB_USBTRCO_USBRESET_MASK
                                                  0x80u
#define USB_USBTRCO_USBRESET_SHIFT
#define USB_USBTRCO_USBRESET_WIDTH
#define USB_USBTRCO_USBRESET(x)
                                                  (((uint8_t)(((uint8_t)
(x))<<USB_USBTRC0_USBRESET_SHIFT))&USB_USBTRC0_USBRESET_MASK)</pre>
/* USBFRMADJUST Bit Fields */
#define USB_USBFRMADJUST_ADJ_MASK
                                                  0xFFu
#define USB_USBFRMADJUST_ADJ_SHIFT
                                                  0
#define USB USBFRMADJUST ADJ WIDTH
                                                  8
#define USB_USBFRMADJUST_ADJ(x)
                                                  (((uint8_t)((uint8_t)
(x))<<USB_USBFRMADJUST_ADJ_SHIFT))&USB_USBFRMADJUST_ADJ_MASK)
/*!
 * @}
 */ /* end of group USB_Register_Masks */
/* USB - Peripheral instance base addresses */
```

```
/** Peripheral USB0 base address */
#define USB0 BASE
                                               (0x40072000u)
/** Peripheral USB0 base pointer */
                                               ((USB_Type *)USB0_BASE)
#define USB0
#define USB0 BASE PTR
                                               (USB0)
/** Array initializer of USB peripheral base addresses */
#define USB BASE ADDRS
                                               { USB0_BASE }
/** Array initializer of USB peripheral base pointers */
#define USB_BASE_PTRS
                                               { USB0 }
/* -----
   -- USB - Register accessor macros
   */
/*!
 * @addtogroup USB_Register_Accessor_Macros USB - Register accessor macros
* @{
*/
/* USB - Register instance definitions */
/* USB0 */
#define USB0 PERID
                                               USB PERID REG(USB0)
#define USB0_IDCOMP
                                               USB_IDCOMP_REG(USB0)
#define USB0_REV
                                               USB_REV_REG(USB0)
#define USB0_ADDINFO
                                               USB_ADDINFO_REG(USB0)
                                               USB_OTGISTAT_REG(USB0)
#define USB0_OTGISTAT
#define USB0_OTGICR
                                               USB_OTGICR_REG(USB0)
                                               USB_OTGSTAT_REG(USB0)
#define USB0_OTGSTAT
#define USB0_OTGCTL
                                               USB_OTGCTL_REG(USB0)
#define USB0_ISTAT
                                               USB_ISTAT_REG(USB0)
#define USB0_INTEN
                                               USB_INTEN_REG(USB0)
#define USB0_ERRSTAT
                                               USB_ERRSTAT_REG(USB0)
#define USB0_ERREN
                                               USB_ERREN_REG(USB0)
#define USB0 STAT
                                               USB_STAT_REG(USB0)
#define USB0 CTL
                                               USB CTL REG(USB0)
#define USB0 ADDR
                                               USB ADDR REG(USB0)
#define USB0_BDTPAGE1
                                               USB_BDTPAGE1_REG(USB0)
#define USB0_FRMNUML
                                               USB_FRMNUML_REG(USB0)
                                               USB FRMNUMH_REG(USB0)
#define USBO_FRMNUMH
#define USB0_TOKEN
                                               USB_TOKEN_REG(USB0)
#define USB0_SOFTHLD
                                               USB_SOFTHLD_REG(USB0)
#define USB0 BDTPAGE2
                                               USB_BDTPAGE2_REG(USB0)
#define USB0_BDTPAGE3
                                               USB_BDTPAGE3_REG(USB0)
#define USB0_ENDPT0
                                               USB_ENDPT_REG(USB0,0)
#define USB0_ENDPT1
                                               USB_ENDPT_REG(USB0, 1)
                                               USB_ENDPT_REG(USB0, 2)
#define USB0_ENDPT2
#define USB0_ENDPT3
                                               USB_ENDPT_REG(USB0,3)
                                               USB_ENDPT_REG(USB0,4)
#define USB0_ENDPT4
#define USB0 ENDPT5
                                               USB_ENDPT_REG(USB0,5)
#define USB0_ENDPT6
                                               USB_ENDPT_REG(USB0, 6)
#define USB0 ENDPT7
                                               USB_ENDPT_REG(USB0,7)
#define USB0 ENDPT8
                                               USB ENDPT REG(USB0,8)
                                               USB_ENDPT_REG(USB0,9)
#define USB0_ENDPT9
#define USB0_ENDPT10
                                               USB_ENDPT_REG(USB0, 10)
#define USB0_ENDPT11
                                               USB_ENDPT_REG(USB0, 11)
#define USB0_ENDPT12
                                               USB_ENDPT_REG(USB0, 12)
#define USB0_ENDPT13
                                               USB_ENDPT_REG(USB0, 13)
#define USB0_ENDPT14
                                               USB_ENDPT_REG(USB0, 14)
```

```
#define USB0_ENDPT15
                                               USB_ENDPT_REG(USB0, 15)
                                               USB_USBCTRL_REG(USB0)
#define USB0_USBCTRL
                                               USB_OBSERVE_REG(USB0)
#define USB0 OBSERVE
#define USB0_CONTROL
                                               USB_CONTROL_REG(USB0)
#define USB0 USBTRC0
                                               USB USBTRC0 REG(USB0)
#define USB0 USBFRMADJUST
                                               USB USBFRMADJUST REG(USB0)
/* USB - Register array accessors */
#define USB0_ENDPT(index)
                                               USB_ENDPT_REG(USB0,index)
/*!
* @}
*/ /* end of group USB_Register_Accessor_Macros */
/*!
* @}
*/ /* end of group USB_Peripheral_Access_Layer */
** End of section using anonymous unions
#if defined(__ARMCC_VERSION)
 #pragma pop
#elif defined(__CWCC__)
 #pragma pop
#elif defined(__GNUC__)
 /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
 #pragma language=default
 #error Not supported compiler type
#endif
/*!
*/ /* end of group Peripheral_access_layer */
/* ------
   -- Backward Compatibility
 * @addtogroup Backward_Compatibility_Symbols Backward Compatibility
* @{
#define DMA_REQC_ARR_DMAC_MASK
                                               This_symbol_has_been_deprecated
#define DMA_REQC_ARR_DMAC_SHIFT
                                               This_symbol_has_been_deprecated
#define DMA REOC ARR DMAC(x)
                                               This symbol has been deprecated
#define DMA_REQC_ARR_CFSM_MASK
                                               This_symbol_has_been_deprecated
#define DMA_REQC_ARR_CFSM_SHIFT
                                               This_symbol_has_been_deprecated
#define DMA_REQCO
                                               This_symbol_has_been_deprecated
#define DMA REOC1
                                               This_symbol_has_been_deprecated
#define DMA_REQC2
                                               This_symbol_has_been_deprecated
#define DMA_REQC3
                                               This_symbol_has_been_deprecated
```

```
#define MCG_S_LOLS_MASK
                                                  MCG_S_LOLSO_MASK
#define MCG_S_LOLS_SHIFT
                                                  MCG_S_LOLSO_SHIFT
#define SIM FCFG2 MAXADDR MASK
                                                  SIM_FCFG2_MAXADDR0_MASK
#define SIM_FCFG2_MAXADDR_SHIFT
                                                  SIM_FCFG2_MAXADDR0_SHIFT
#define SIM_FCFG2_MAXADDR
                                                  SIM FCFG2 MAXADDR0
#define SPI C2 SPLPIE MASK
                                                  This symbol has been deprecated
#define SPI C2 SPLPIE SHIFT
                                                  This_symbol_has_been_deprecated
#define UART_C4_LBKDDMAS_MASK
                                                  This_symbol_has_been_deprecated
                                                  This_symbol_has_been_deprecated
#define UART_C4_LBKDDMAS_SHIFT
#define UART_C4_ILDMAS_MASK
                                                  This_symbol_has_been_deprecated
#define UART_C4_ILDMAS_SHIFT
                                                  This_symbol_has_been_deprecated
#define UART_C4_TCDMAS_MASK
                                                  This_symbol_has_been_deprecated
#define UART C4 TCDMAS SHIFT
                                                  This_symbol_has_been_deprecated
#define UARTLP_Type
                                                  UARTO_Type
#define UARTLP_BDH_REG
                                                  UARTO_BDH_REG
#define UARTLP_BDL_REG
                                                  UARTO_BDL_REG
#define UARTLP_C1_REG
                                                  UARTO_C1_REG
#define UARTLP_C2_REG
                                                  UARTO_C2_REG
#define UARTLP_S1_REG
                                                  UARTO_S1_REG
#define UARTLP S2 REG
                                                  UARTO S2 REG
#define UARTLP_C3_REG
                                                  UARTO_C3_REG
#define UARTLP_D_REG
                                                  UARTO_D_REG
#define UARTLP_MA1_REG
                                                  UARTO_MA1_REG
#define UARTLP_MA2_REG
                                                  UARTO_MA2_REG
#define UARTLP_C4_REG
                                                  UARTO_C4_REG
#define UARTLP_C5_REG
                                                  UARTO_C5_REG
#define UARTLP_BDH_SBR_MASK
                                                  UARTO_BDH_SBR_MASK
#define UARTLP_BDH_SBR_SHIFT
                                                  UARTO_BDH_SBR_SHIFT
#define UARTLP_BDH_SBR(x)
                                                  UARTO_BDH_SBR(x)
#define UARTLP_BDH_SBNS_MASK
                                                  UARTO_BDH_SBNS_MASK
#define UARTLP_BDH_SBNS_SHIFT
                                                  UARTO_BDH_SBNS_SHIFT
                                                  UARTO_BDH_RXEDGIE_MASK
#define UARTLP_BDH_RXEDGIE_MASK
#define UARTLP BDH RXEDGIE SHIFT
                                                  UARTO_BDH_RXEDGIE_SHIFT
#define UARTLP_BDH_LBKDIE_MASK
                                                  UARTO_BDH_LBKDIE_MASK
#define UARTLP_BDH_LBKDIE_SHIFT
                                                  UARTO BDH LBKDIE SHIFT
                                                  UARTO BDL SBR MASK
#define UARTLP_BDL_SBR_MASK
#define UARTLP_BDL_SBR_SHIFT
                                                  UARTO_BDL_SBR_SHIFT
#define UARTLP_BDL_SBR(x)
                                                  UARTO_BDL_SBR(x)
#define UARTLP_C1_PT_MASK
                                                  UARTO_C1_PT_MASK
#define UARTLP_C1_PT_SHIFT
                                                  UARTO C1 PT SHIFT
#define UARTLP_C1_PE_MASK
                                                  UARTO_C1_PE_MASK
#define UARTLP_C1_PE_SHIFT
                                                  UARTO_C1_PE_SHIFT
#define UARTLP_C1_ILT_MASK
                                                  UARTO_C1_ILT_MASK
#define UARTLP_C1_ILT_SHIFT
                                                  UARTO_C1_ILT_SHIFT
#define UARTLP_C1_WAKE_MASK
                                                  UARTO_C1_WAKE_MASK
#define UARTLP_C1_WAKE_SHIFT
                                                  UARTO_C1_WAKE_SHIFT
#define UARTLP_C1_M_MASK
                                                  UARTO_C1_M_MASK
#define UARTLP_C1_M_SHIFT
                                                  UARTO_C1_M_SHIFT
#define UARTLP_C1_RSRC_MASK
                                                  UARTO_C1_RSRC_MASK
#define UARTLP_C1_RSRC_SHIFT
                                                  UARTO C1 RSRC SHIFT
#define UARTLP_C1_DOZEEN_MASK
                                                  UARTO_C1_DOZEEN_MASK
#define UARTLP_C1_DOZEEN_SHIFT
                                                  UARTO_C1_DOZEEN_SHIFT
#define UARTLP C1 LOOPS MASK
                                                  UARTO C1 LOOPS MASK
#define UARTLP_C1_LOOPS_SHIFT
                                                  UARTO_C1_LOOPS_SHIFT
#define UARTLP_C2_SBK_MASK
                                                  UARTO_C2_SBK_MASK
#define UARTLP_C2_SBK_SHIFT
                                                  UARTO_C2_SBK_SHIFT
#define UARTLP_C2_RWU_MASK
                                                  UARTO_C2_RWU_MASK
#define UARTLP_C2_RWU_SHIFT
                                                  UARTO_C2_RWU_SHIFT
#define UARTLP_C2_RE_MASK
                                                  UARTO_C2_RE_MASK
```

#define UARTLP_C2_RE_SHIFT	UARTO_C2_RE_SHIFT
#define UARTLP_C2_TE_MASK	UARTO_C2_TE_MASK
<pre>#define UARTLP_C2_TE_SHIFT</pre>	UARTO_C2_TE_SHIFT
#define UARTLP_C2_ILIE_MASK	UARTO_C2_ILIE_MASK
#define UARTLP C2 ILIE SHIF	
#define UARTLP_C2_RIE_MASK	UARTO_C2_RIE_MASK
#define UARTLP_C2_RIE_SHIFT	UARTO_C2_RIE_SHIFT
#define UARTLP_C2_TCIE_MASK	UARTO_C2_TCIE_MASK
#define UARTLP_C2_TCIE_SHIF	
<pre>#define UARTLP_C2_TIE_MASK</pre>	UARTO_C2_TIE_MASK
#define UARTLP_C2_TIE_SHIFT	UARTO_C2_TIE_SHIFT
#define UARTLP_S1_PF_MASK	UARTO_S1_PF_MASK
#define UARTLP_S1_PF_SHIFT	UARTO_S1_PF_SHIFT
#define UARTLP_S1_FE_MASK	UARTO_S1_FE_MASK
#define UARTLP_S1_FE_SHIFT	UARTO_S1_FE_SHIFT
#define UARTLP_S1_NF_MASK	UARTO_S1_NF_MASK
#define UARTLP_S1_NF_SHIFT	UARTO_S1_NF_SHIFT
#define UARTLP_S1_OR_MASK	UARTO_S1_OR_MASK
#define UARTLP_S1_OR_SHIFT	UARTO_S1_OR_SHIFT
#define UARTLP_S1_IDLE_MASK	
#define UARTLP_S1_IDLE_SHIF	Γ UARTO_S1_IDLE_SHIFT
#define UARTLP_S1_RDRF_MASK	UARTO_S1_RDRF_MASK
#define UARTLP_S1_RDRF_SHIF	Γ UARTO_S1_RDRF_SHIFT
#define UARTLP_S1_TC_MASK	UARTO_S1_TC_MASK
#define UARTLP_S1_TC_SHIFT	UARTO_S1_TC_SHIFT
#define UARTLP_S1_TDRE_MASK	UARTO_S1_TDRE_MASK
#define UARTLP_S1_TDRE_SHIF	
#define UARTLP_S2_RAF_MASK	UARTO_S2_RAF_MASK
#define UARTLP_S2_RAF_SHIFT	UARTO_S2_RAF_SHIFT
#define UARTLP_S2_LBKDE_MAS	
#define UARTLP_S2_LBKDE_SHI	T UARTO_S2_LBKDE_SHIFT
#define UARTLP_S2_BRK13_MAS	K UARTO_S2_BRK13_MASK
#define UARTLP_S2_BRK13_SHI	T UARTO_S2_BRK13_SHIFT
#define UARTLP_S2_RWUID_MAS	
#define UARTLP_S2_RWUID_SHI	
#define UARTLP_S2_RXINV_MAS	
#define UARTLP_S2_RXINV_SHI	
#define UARTLP_S2_MSBF_MASK	UARTO_S2_MSBF_MASK
#define UARTLP_S2_MSBF_SHIF	
#define UARTLP_S2_RXEDGIF_M	
#define UARTLP_S2_RXEDGIF_S	
#define UARTLP_S2_LBKDIF_MA	SK UARTO_S2_LBKDIF_MASK
#define UARTLP_S2_LBKDIF_SH	IFT UARTO_S2_LBKDIF_SHIFT
#define UARTLP_C3_PEIE_MASK	UARTO_C3_PEIE_MASK
#define UARTLP_C3_PEIE_SHIF	
#define UARTLP_C3_FEIE_MASK	
#define UARTLP_C3_FEIE_SHIF	
#define UARTLP_C3_NEIE_MASK	
#define UARTLP_C3_NEIE_SHIF	
#define UARTLP_C3_ORIE_MASK	
<pre>#define UARTLP_C3_ORIE_SHIF</pre>	
#define UARTLP_C3_TXINV_MAS	
#define UARTLP_C3_TXINV_SHI	T UARTO_C3_TXINV_SHIFT
#define UARTLP_C3_TXDIR_MAS	
#define UARTLP_C3_TXDIR_SHI	
#define UARTLP_C3_R9T8_MASK	
#define UARTLP_C3_R9T8_SHIF	
#define UARTLP_C3_R8T9_MASK	
#define UARTLP_C3_R8T9_SHIF	
#UCITHE UAKILP_03_KOT9_SHIP	I UAKIU_C3_KÖI9_SHIFI

```
#define UARTLP_D_R0T0_MASK
                                                  UARTO_D_ROTO_MASK
#define UARTLP_D_ROTO_SHIFT
                                                  UARTO_D_ROTO_SHIFT
#define UARTLP_D_R1T1_MASK
                                                  UARTO_D_R1T1_MASK
#define UARTLP_D_R1T1_SHIFT
                                                  UARTO_D_R1T1_SHIFT
#define UARTLP_D_R2T2_MASK
                                                  UARTO D R2T2 MASK
#define UARTLP D R2T2 SHIFT
                                                  UARTO D R2T2 SHIFT
#define UARTLP_D_R3T3_MASK
                                                  UARTO D R3T3 MASK
#define UARTLP_D_R3T3_SHIFT
                                                  UARTO_D_R3T3_SHIFT
#define UARTLP_D_R4T4_MASK
                                                  UARTO_D_R4T4_MASK
#define UARTLP_D_R4T4_SHIFT
                                                  UARTO_D_R4T4_SHIFT
#define UARTLP_D_R5T5_MASK
                                                  UARTO_D_R5T5_MASK
#define UARTLP_D_R5T5_SHIFT
                                                  UARTO_D_R5T5_SHIFT
#define UARTLP D R6T6 MASK
                                                  UARTO D R6T6 MASK
#define UARTLP_D_R6T6_SHIFT
                                                  UARTO_D_R6T6_SHIFT
#define UARTLP_D_R7T7_MASK
                                                  UARTO_D_R7T7_MASK
#define UARTLP_D_R7T7_SHIFT
                                                  UARTO_D_R7T7_SHIFT
#define UARTLP_MA1_MA_MASK
                                                  UARTO_MA1_MA_MASK
#define UARTLP_MA1_MA_SHIFT
                                                  UARTO_MA1_MA_SHIFT
#define UARTLP_MA1_MA(x)
                                                  UARTO_MA1_MA(x)
#define UARTLP MA2 MA MASK
                                                  UARTO MA2 MA MASK
#define UARTLP_MA2_MA_SHIFT
                                                  UARTO_MA2_MA_SHIFT
#define UARTLP_MA2_MA(x)
                                                  UARTO_MA2_MA(x)
#define UARTLP_C4_OSR_MASK
                                                  UARTO_C4_OSR_MASK
#define UARTLP_C4_OSR_SHIFT
                                                  UARTO_C4_OSR_SHIFT
#define UARTLP_C4_OSR(x)
                                                  UART0_C4_0SR(x)
#define UARTLP_C4_M10_MASK
                                                  UARTO_C4_M10_MASK
#define UARTLP_C4_M10_SHIFT
                                                  UARTO_C4_M10_SHIFT
#define UARTLP_C4_MAEN2_MASK
                                                  UARTO_C4_MAEN2_MASK
#define UARTLP_C4_MAEN2_SHIFT
                                                  UARTO_C4_MAEN2_SHIFT
#define UARTLP_C4_MAEN1_MASK
                                                  UARTO_C4_MAEN1_MASK
#define UARTLP_C4_MAEN1_SHIFT
                                                  UARTO_C4_MAEN1_SHIFT
#define UARTLP_C5_RESYNCDIS_MASK
                                                  UARTO_C5_RESYNCDIS_MASK
#define UARTLP_C5_RESYNCDIS_SHIFT
                                                  UARTO C5 RESYNCDIS SHIFT
#define UARTLP_C5_BOTHEDGE_MASK
                                                  UARTO_C5_BOTHEDGE_MASK
#define UARTLP_C5_BOTHEDGE_SHIFT
                                                  UARTO C5 BOTHEDGE SHIFT
#define UARTLP_C5_RDMAE_MASK
                                                  UARTO C5 RDMAE MASK
#define UARTLP_C5_RDMAE_SHIFT
                                                  UARTO_C5_RDMAE_SHIFT
#define UARTLP_C5_TDMAE_MASK
                                                  UARTO_C5_TDMAE_MASK
#define UARTLP_C5_TDMAE_SHIFT
                                                  UARTO_C5_TDMAE_SHIFT
#define UARTLP_BASES
                                                  UARTLP BASES
#define NV_FOPT_EZPORT_DIS_MASK
                                                  This_symbol_has_been_deprecated
                                                  This_symbol_has_been_deprecated
#define NV_FOPT_EZPORT_DIS_SHIFT
#define ADC BASES
                                                  ADC BASE PTRS
#define CMP_BASES
                                                  CMP_BASE_PTRS
#define DAC_BASES
                                                  DAC_BASE_PTRS
#define DMA_BASES
                                                  DMA_BASE_PTRS
#define DMAMUX_BASES
                                                  DMAMUX_BASE_PTRS
#define FPTA_BASE_PTR
                                                  FGPIOA_BASE_PTR
#define FPTA_BASE
                                                  FGPIOA_BASE
#define FPTA
                                                  FGPIOA
#define FPTB_BASE_PTR
                                                  FGPIOB_BASE_PTR
#define FPTB_BASE
                                                  FGPIOB_BASE
#define FPTB
                                                  FGPIOB
#define FPTC_BASE_PTR
                                                  FGPIOC_BASE_PTR
#define FPTC_BASE
                                                  FGPIOC_BASE
#define FPTC
                                                  FGPIOC
#define FPTD_BASE_PTR
                                                  FGPIOD_BASE_PTR
#define FPTD_BASE
                                                  FGPIOD_BASE
#define FPTD
                                                  FGPIOD
```

```
#define FPTE_BASE_PTR
                                                   FGPIOE_BASE_PTR
#define FPTE_BASE
                                                   FGPIOE_BASE
#define FPTE
                                                   FGPI0E
#define FGPIO_BASES
                                                   FGPIO_BASE_PTRS
#define FTFA BASES
                                                   FTFA BASE PTRS
#define PTA BASE PTR
                                                   GPIOA BASE PTR
#define PTA BASE
                                                  GPIOA BASE
#define PTA
                                                  GPIOA
#define PTB_BASE_PTR
                                                  GPIOB_BASE_PTR
#define PTB_BASE
                                                  GPIOB_BASE
#define PTB
                                                  GPIOB
#define PTC_BASE_PTR
                                                  GPIOC_BASE_PTR
#define PTC BASE
                                                   GPIOC BASE
#define PTC
                                                  GPIOC
#define PTD_BASE_PTR
                                                  GPIOD_BASE_PTR
#define PTD_BASE
                                                  GPIOD_BASE
#define PTD
                                                  GPIOD
#define PTE_BASE_PTR
                                                  GPIOE_BASE_PTR
#define PTE_BASE
                                                  GPIOE_BASE
#define PTE
                                                  GPIOE
#define GPIO_BASES
                                                  GPIO_BASE_PTRS
#define I2C_BASES
                                                   I2C_BASE_PTRS
#define LLWU BASES
                                                   LLWU BASE PTRS
#define LPTMR_BASES
                                                   LPTMR_BASE_PTRS
#define MCG_BASES
                                                  MCG_BASE_PTRS
#define MCM_BASES
                                                  MCM_BASE_PTRS
#define MTB_BASES
                                                  MTB_BASE_PTRS
#define MTBDWT_BASES
                                                  MTBDWT_BASE_PTRS
#define NV_BASES
                                                  NV_BASES
#define OSC_BASES
                                                  OSC_BASE_PTRS
#define PIT_BASES
                                                  PIT_BASE_PTRS
#define PMC_BASES
                                                  PMC_BASE_PTRS
#define PORT_BASES
                                                   PORT_BASE_PTRS
#define RCM_BASES
                                                  RCM_BASE_PTRS
#define ROM BASES
                                                   ROM BASE PTRS
#define RTC BASES
                                                  RTC BASE PTRS
#define SIM_BASES
                                                   SIM BASE PTRS
#define SMC_BASES
                                                  SMC_BASE_PTRS
#define SPI_BASES
                                                  SPI_BASE_PTRS
#define TPM_BASES
                                                   TPM BASE PTRS
#define TSI_BASES
                                                  TSI_BASE_PTRS
#define UART_BASES
                                                  UART_BASE_PTRS
#define UARTO_BASES
                                                  UARTO BASE PTRS
#define USB_BASES
                                                  USB_BASE_PTRS
#define LPTimer_IRQn
                                                   LPTMR0_IRQn
#define LPTimer_IRQHandler
                                                   LPTMR0_IRQHandler
#define LLW_IRQn
                                                  LLWU_IRQn
#define LLW_IRQHandler
                                                  LLWU_IRQHandler
/*!
 */ /* end of group Backward_Compatibility_Symbols */
#else /* #if !defined(MKL25Z4_H_) */
  /* There is already included the same memory map. Check if it is compatible (has
the same major version) */
 #if (MCU_MEM_MAP_VERSION != 0x0200u)
    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))
```

```
#warning There are included two not compatible versions of memory maps.
Please check possible differences.
    #endif /* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */
  #endif /* (MCU_MEM_MAP_VERSION != 0x0200u) */
#endif /* #if !defined(MKL25Z4 H ) */
/* MKL25Z4.h, eof. */
/*
  * *
       Processors:
                            MKL25Z128FM4
* *
                            MKL25Z128FT4
                            MKL25Z128LH4
* *
                            MKL25Z128VLK4
* *
* *
       Compilers:
                            Keil ARM C/C++ Compiler
                            Freescale C/C++ for Embedded ARM
* *
                            GNU C Compiler
* *
                            GNU C Compiler - CodeSourcery Sourcery G++
                            IAR ANSI C/C++ Compiler for ARM
* *
* *
       Reference manual:
                            KL25P80M48SF0RM, Rev.3, Sep 2012
                            rev. 2.5, 2015-02-19
* *
       Version:
       Build:
                            b150220
* *
       Abstract:
           Provides a system configuration function and a global variable that
* *
           contains the system frequency. It configures the device and initializes
* *
           the oscillator (PLL) that is part of the microcontroller device.
* *
* *
       Copyright (c) 2015 Freescale Semiconductor, Inc.
* *
       All rights reserved.
* *
       Redistribution and use in source and binary forms, with or without
modification,
       are permitted provided that the following conditions are met:
* *
* *
       o Redistributions of source code must retain the above copyright notice,
this list
* *
         of conditions and the following disclaimer.
* *
* *
       o Redistributions in binary form must reproduce the above copyright notice,
this
* *
         list of conditions and the following disclaimer in the documentation
and/or
         other materials provided with the distribution.
* *
* *
       o Neither the name of Freescale Semiconductor, Inc. nor the names of its
* *
         contributors may be used to endorse or promote products derived from this
* *
         software without specific prior written permission.
* *
* *
       THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND
       ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED
       WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
       DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
F0R
       ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES
```

```
* *
       (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
       LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
ON
* *
      ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* *
       (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
THIS
* *
      SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* *
* *
      http:
                             www.freescale.com
* *
      mail:
                             support@freescale.com
* *
      Revisions:
* *
       - rev. 1.0 (2012-06-13)
* *
           Initial version.
* *
       - rev. 1.1 (2012-06-21)
           Update according to reference manual rev. 1.
* *
       - rev. 1.2 (2012-08-01)
* *
           Device type UARTLP changed to UARTO.
       - rev. 1.3 (2012-10-04)
* *
           Update according to reference manual rev. 3.
* *
       - rev. 1.4 (2012-11-22)
* *
           MCG module - bit LOLS in MCG_S register renamed to LOLSO.
* *
           NV registers - bit EZPORT_DIS in NV_FOPT register removed.
* *
       - rev. 1.5 (2013-04-05)
           Changed start of doxygen comment.
* *
       - rev. 2.0 (2013-10-29)
* *
           Register accessor macros added to the memory map.
* *
           Symbols for Processor Expert memory map compatibility added to the
memory map.
* *
           Startup file for gcc has been updated according to CMSIS 3.2.
* *
           System initialization updated.
       - rev. 2.1 (2014-07-16)
* *
           Module access macro module_BASES replaced by module_BASE_PTRS.
* *
           System initialization and startup updated.
* *
       - rev. 2.2 (2014-08-22)
           System initialization updated - default clock config changed.
* *
       - rev. 2.3 (2014-08-28)
* *
           Update of startup files - possibility to override DefaultISR added.
       - rev. 2.4 (2014-10-14)
* *
           Interrupt INT_LPTimer renamed to INT_LPTMR0.
* *
       - rev. 2.5 (2015-02-19)
* *
           Renamed interrupt vector LLW to LLWU.
* *
*/
 * @file MKL25Z4
 * @version 2.5
  @date 2015-02-19
 * @brief Device specific configuration file for MKL25Z4 (header file)
 * Provides a system configuration function and a global variable that contains
 * the system frequency. It configures the device and initializes the oscillator
   (PLL) that is part of the microcontroller device.
#ifndef SYSTEM_MKL25Z4_H_
#define SYSTEM_MKL25Z4_H_
                                                 /**< Symbol preventing repeated
```

```
inclusion */
#ifdef __cplusplus
extern "C" {
#endif
#include <stdint.h>
#ifndef DISABLE WDOG
  #define DISABLE_WDOG
                                       1
#endif
/* MCG mode constants */
#define MCG_MODE_FEI
                                       ΘU
#define MCG MODE FBI
                                       1U
#define MCG MODE BLPI
                                       2U
#define MCG MODE FEE
                                       3U
#define MCG MODE FBE
                                       4U
#define MCG_MODE_BLPE
                                       5U
#define MCG_MODE_PBE
                                       6U
#define MCG_MODE_PEE
                                       7U
/* Predefined clock setups
   0 ... Default part configuration
         Multipurpose Clock Generator (MCG) in FEI mode.
         Reference clock source for MCG module: Slow internal reference clock
         Core clock = 20.97152MHz
         Bus clock = 20.97152MHz
   1 ... Maximum achievable clock frequency configuration
         Multipurpose Clock Generator (MCG) in PEE mode.
         Reference clock source for MCG module: System oscillator reference clock
         Core clock = 48MHz
         Bus clock = 24MHz
   2 ... Chip internaly clocked, ready for Very Low Power Run mode
         Multipurpose Clock Generator (MCG) in BLPI mode.
         Reference clock source for MCG module: Fast internal reference clock
         Core clock = 4MHz
         Bus clock = 0.8MHz
   3 ... Chip externally clocked, ready for Very Low Power Run mode
         Multipurpose Clock Generator (MCG) in BLPE mode.
         Reference clock source for MCG module: System oscillator reference clock
         Core clock = 4MHz
         Bus clock = 1MHz
   4 ... USB clock setup
         Multipurpose Clock Generator (MCG) in PEE mode.
         Reference clock source for MCG module: System oscillator reference clock
         Core clock = 48MHz
         Bus clock = 24MHz
 * /
/* Define clock source values */
#define CPU_XTAL_CLK_HZ
                                       8000000u
                                                           /* Value of the external
crystal or oscillator clock frequency in Hz */
```

```
/* Value of the slow
#define CPU_INT_SLOW_CLK_HZ
internal oscillator clock frequency in Hz */
                                                            /* Value of the fast
#define CPU_INT_FAST_CLK_HZ
internal oscillator clock frequency in Hz */
/* RTC oscillator setting */
/* Low power mode enable */
/* SMC_PMPROT: AVLP=1, ALLS=1, AVLLS=1 */
#define SYSTEM_SMC_PMPROT_VALUE
                                                             /* SMC_PMPROT */
                                        0x2AU
/* Internal reference clock trim */
/* #undef SLOW TRIM ADDRESS */
                                                             /* Slow oscillator not
trimmed. Commented out for MISRA compliance. */
/* #undef SLOW_FINE_TRIM_ADDRESS */
                                                             /* Slow oscillator not
trimmed. Commented out for MISRA compliance. */
/* #undef FAST_TRIM_ADDRESS */
                                                             /* Fast oscillator not
trimmed. Commented out for MISRA compliance. */
/* #undef FAST_FINE_TRIM_ADDRESS */
                                                             /* Fast oscillator not
trimmed. Commented out for MISRA compliance. */
#ifdef CLOCK_SETUP
#if (CLOCK_SETUP == 0)
  #define DEFAULT_SYSTEM_CLOCK
                                        20971520u
                                                             /* Default System clock
value */
                                        MCG_MODE_FEI /* Clock generator mode */
 #define MCG_MODE
  /* MCG_C1: CLKS=0, FRDIV=0, IREFS=1, IRCLKEN=1, IREFSTEN=0 */
                                                             /* MCG_C1 */
 #define SYSTEM_MCG_C1_VALUE
                                        0x06U
  /* MCG_C2: LOCRE0=0, RANGE0=2, HG00=0, EREFS0=1, LP=0, IRCS=0 */
                                                             /* MCG_C2 */
 #define SYSTEM_MCG_C2_VALUE
                                        0x24U
  /* MCG_C4: DMX32=0, DRST_DRS=0, FCTRIM=0, SCFTRIM=0 */
                                                             /* MCG_C4 */
 #define SYSTEM_MCG_C4_VALUE
                                        0×00U
 /* MCG_SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
 #define SYSTEM_MCG_SC_VALUE
                                                             /* MCG_SC */
                                        0x00U
/* MCG C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=0 */
 #define SYSTEM MCG C5 VALUE
                                        0x00U
                                                             /* MCG C5 */
/* MCG_C6: LOLIE0=0, PLLS=0, CME0=0, VDIV0=0 */
                                                             /* MCG_C6 */
 #define SYSTEM_MCG_C6_VALUE
                                        0x00U
/* OSCO_CR: ERCLKEN=1,EREFSTEN=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
 #define SYSTEM_OSCO_CR_VALUE
                                        0x80U
                                                            /* OSCO_CR */
/* SMC_PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM_SMC_PMCTRL_VALUE
                                                             /* SMC_PMCTRL */
                                        0x00U
/* SIM_CLKDIV1: OUTDIV1=0,OUTDIV4=0 */
 #define SYSTEM_SIM_CLKDIV1_VALUE
                                                             /* SIM_CLKDIV1 */
                                        0x00U
/* SIM_SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
                                                             /* SIM_SOPT1 */
 #define SYSTEM_SIM_SOPT1_VALUE
                                        0x000C0000U
/* SIM_SOPT2: UARTOSRC=0, TPMSRC=1, USBSRC=0, PLLFLLSEL=0, CLKOUTSEL=0, RTCCLKOUTSEL=0
  #define SYSTEM_SIM_SOPT2_VALUE
                                        0x01000000U
                                                             /* SIM_SOPT2 */
#elif (CLOCK_SETUP == 1)
  #define DEFAULT_SYSTEM_CLOCK
                                        48000000u
                                                            /* Default System clock
value */
 #define MCG MODE
                                        MCG MODE PEE /* Clock generator mode */
  /* MCG_C1: CLKS=0, FRDIV=3, IREFS=0, IRCLKEN=1, IREFSTEN=0 */
                                                             /* MCG_C1 */
 #define SYSTEM_MCG_C1_VALUE
                                        0x1AU
  /* MCG_C2: LOCRE0=0, RANGE0=2, HG00=0, EREFS0=1, LP=0, IRCS=0 */
 #define SYSTEM_MCG_C2_VALUE
                                                             /* MCG_C2 */
                                        0x24U
  /* MCG_C4: DMX32=0, DRST_DRS=0, FCTRIM=0, SCFTRIM=0 */
  #define SYSTEM_MCG_C4_VALUE
                                        0x00U
                                                             /* MCG_C4 */
```

```
/* MCG_SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
 #define SYSTEM_MCG_SC_VALUE
                                                             /* MCG_SC */
                                        0x00U
/* MCG_C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=1 */
 #define SYSTEM_MCG_C5_VALUE
                                        0x01U
                                                             /* MCG_C5 */
/* MCG_C6: LOLIE0=0, PLLS=1, CME0=0, VDIV0=0 */
 #define SYSTEM MCG C6 VALUE
                                        0x40U
                                                             /* MCG C6 */
/* OSCO_CR: ERCLKEN=1,EREFSTEN=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
  #define SYSTEM_OSCO_CR_VALUE
                                        0x80U
                                                             /* OSCO_CR */
/* SMC_PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM_SMC_PMCTRL_VALUE
                                        0x00U
                                                             /* SMC_PMCTRL */
/* SIM_CLKDIV1: OUTDIV1=1,OUTDIV4=1 */
                                                             /* SIM_CLKDIV1 */
 #define SYSTEM_SIM_CLKDIV1_VALUE
                                        0x10010000U
/* SIM_SOPT1: USBREGEN=0,USBSSTBY=0,USBVSTBY=0,OSC32KSEL=3 */
 #define SYSTEM_SIM_SOPT1_VALUE
                                        0x000C0000U
                                                             /* SIM_SOPT1 */
/* SIM_SOPT2: UARTOSRC=0, TPMSRC=1, USBSRC=0, PLLFLLSEL=1, CLKOUTSEL=0, RTCCLKOUTSEL=0
 #define SYSTEM_SIM_SOPT2_VALUE
                                        0x01010000U
                                                             /* SIM_SOPT2 */
#elif (CLOCK_SETUP == 2)
 #define DEFAULT_SYSTEM_CLOCK
                                        4000000u
                                                             /* Default System clock
value */
                                        MCG_MODE_BLPI /* Clock generator mode */
  #define MCG_MODE
  /* MCG_C1: CLKS=1,FRDIV=0,IREFS=1,IRCLKEN=1,IREFSTEN=0 */
 #define SYSTEM_MCG_C1_VALUE
                                        0x46U
                                                             /* MCG C1 */
  /* MCG_C2: LOCRE0=0, RANGE0=2, HG00=0, EREFS0=1, LP=1, IRCS=1 */
                                                             /* MCG_C2 */
 #define SYSTEM_MCG_C2_VALUE
                                        0x27U
  /* MCG_C4: DMX32=0, DRST_DRS=0, FCTRIM=0, SCFTRIM=0 */
                                                             /* MCG_C4 */
 #define SYSTEM_MCG_C4_VALUE
                                        0x00U
  /* MCG_SC: ATME=0, ATMS=0, ATMF=0, FLTPRSRV=0, FCRDIV=0, LOCS0=0 */
 #define SYSTEM_MCG_SC_VALUE
                                                             /* MCG_SC */
                                        0x00U
/* MCG_C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=0 */
 #define SYSTEM_MCG_C5_VALUE
                                                             /* MCG_C5 */
                                        0x00U
/* MCG_C6: LOLIE0=0, PLLS=0, CME0=0, VDIV0=0 */
 #define SYSTEM_MCG_C6_VALUE
                                                             /* MCG C6 */
                                        0x00U
/* OSCO_CR: ERCLKEN=1,EREFSTEN=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
  #define SYSTEM_OSCO_CR_VALUE
                                                             /* OSCO_CR */
                                        0x80U
/* SMC_PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM_SMC_PMCTRL_VALUE
                                        0x00U
                                                             /* SMC_PMCTRL */
/* SIM_CLKDIV1: OUTDIV1=0,OUTDIV4=4 */
                                                             /* SIM_CLKDIV1 */
 #define SYSTEM_SIM_CLKDIV1_VALUE
                                        0x00040000U
/* SIM_SOPT1: USBREGEN=0,USBSSTBY=0,USBVSTBY=0,OSC32KSEL=3 */
 #define SYSTEM_SIM_SOPT1_VALUE
                                        0x000C0000U
                                                             /* SIM_SOPT1 */
/* SIM_SOPT2: UARTOSRC=0, TPMSRC=2, USBSRC=0, PLLFLLSEL=0, CLKOUTSEL=0, RTCCLKOUTSEL=0
  #define SYSTEM_SIM_SOPT2_VALUE
                                        0x02000000U
                                                             /* SIM_SOPT2 */
#elif (CLOCK_SETUP == 3)
  #define DEFAULT_SYSTEM_CLOCK
                                        400000u
                                                             /* Default System clock
value */
                                        MCG_MODE_BLPE /* Clock generator mode */
  #define MCG_MODE
  /* MCG_C1: CLKS=2,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0 */
 #define SYSTEM_MCG_C1_VALUE
                                        0x9AU
                                                             /* MCG_C1 */
  /* MCG_C2: LOCRE0=0, RANGE0=2, HG00=0, EREFS0=1, LP=1, IRCS=1 */
                                                             /* MCG_C2 */
 #define SYSTEM_MCG_C2_VALUE
                                        0x27U
  /* MCG C4: DMX32=0, DRST DRS=0, FCTRIM=0, SCFTRIM=0 */
 #define SYSTEM_MCG_C4_VALUE
                                                             /* MCG_C4 */
                                        0×00U
  /* MCG_SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=1,LOCS0=0 */
 #define SYSTEM_MCG_SC_VALUE
                                                             /* MCG_SC */
                                        0x02U
/* MCG_C5: PLLCLKEN0=0, PLLSTEN0=0, PRDIV0=0 */
 #define SYSTEM_MCG_C5_VALUE
                                                             /* MCG_C5 */
                                        0x00U
/* MCG_C6: LOLIE0=0,PLLS=0,CME0=0,VDIV0=0 */
```

```
/* MCG_C6 */
  #define SYSTEM_MCG_C6_VALUE
                                        0x00U
/* OSCO_CR: ERCLKEN=1,EREFSTEN=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
 #define SYSTEM_OSCO_CR_VALUE
                                                             /* OSCO CR */
                                        0x80U
/* SMC_PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM SMC PMCTRL VALUE
                                        0x00U
                                                             /* SMC PMCTRL */
/* SIM CLKDIV1: OUTDIV1=1,OUTDIV4=3 */
 #define SYSTEM_SIM_CLKDIV1_VALUE
                                        0x10030000U
                                                             /* SIM CLKDIV1 */
/* SIM_SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
                                                            /* SIM_SOPT1 */
 #define SYSTEM_SIM_SOPT1_VALUE
                                        0x000C0000U
/* SIM_SOPT2: UARTOSRC=0, TPMSRC=2, USBSRC=0, PLLFLLSEL=0, CLKOUTSEL=0, RTCCLKOUTSEL=0
  #define SYSTEM_SIM_SOPT2_VALUE
                                        0x02000000U
                                                             /* SIM_SOPT2 */
#elif (CLOCK_SETUP == 4)
                                                            /* Default System clock
  #define DEFAULT_SYSTEM_CLOCK
                                        48000000u
value */
 #define MCG_MODE
                                        MCG_MODE_PEE /* Clock generator mode */
  /* MCG_C1: CLKS=0,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0 */
 #define SYSTEM_MCG_C1_VALUE
                                                             /* MCG_C1 */
                                        0x1AU
  /* MCG_C2: LOCRE0=0, RANGE0=2, HG00=0, EREFS0=1, LP=0, IRCS=0 */
 #define SYSTEM MCG C2 VALUE
                                        0x24U
                                                             /* MCG_C2 */
  /* MCG_C4: DMX32=0, DRST_DRS=0, FCTRIM=0, SCFTRIM=0 */
                                                             /* MCG_C4 */
 #define SYSTEM_MCG_C4_VALUE
                                        0x00U
  /* MCG_SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
                                                            /* MCG_SC */
 #define SYSTEM_MCG_SC_VALUE
                                        0x00U
/* MCG_C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=1 */
 #define SYSTEM_MCG_C5_VALUE
                                        0x01U
                                                             /* MCG_C5 */
/* MCG_C6: LOLIE0=0, PLLS=1, CME0=0, VDIV0=0 */
  #define SYSTEM_MCG_C6_VALUE
                                                             /* MCG_C6 */
                                        0x40U
/* OSCO_CR: ERCLKEN=1,EREFSTEN=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
 #define SYSTEM_OSCO_CR_VALUE
                                        0x80U
                                                             /* OSCO_CR */
/* SMC_PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM_SMC_PMCTRL_VALUE
                                                             /* SMC_PMCTRL */
                                        0x00U
/* SIM_CLKDIV1: OUTDIV1=1,OUTDIV4=1 */
 #define SYSTEM_SIM_CLKDIV1_VALUE
                                                             /* SIM_CLKDIV1 */
                                        0x10010000U
/* SIM_SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
                                                             /* SIM_SOPT1 */
 #define SYSTEM SIM SOPT1 VALUE
                                        0x000C0000U
/* SIM_SOPT2: UARTOSRC=0, TPMSRC=1, USBSRC=0, PLLFLLSEL=1, CLKOUTSEL=0, RTCCLKOUTSEL=0
  #define SYSTEM_SIM_SOPT2_VALUE
                                        0x01010000U
                                                             /* SIM_SOPT2 */
#endif
#else
 #define DEFAULT_SYSTEM_CLOCK
                                                            /* Default System clock
                                        20971520u
value */
#endif
  @brief System clock frequency (core clock)
 * The system clock frequency supplied to the SysTick timer and the processor
 * core clock. This variable can be used by the user application to setup the
 * SysTick timer or configure other parameters. It may also be used by debugger to
 * query the frequency of the debug timer or configure the trace clock speed
 * SystemCoreClock is initialized with a correct predefined value.
extern uint32_t SystemCoreClock;
 * @brief Setup the microcontroller system.
```

```
* Typically this function configures the oscillator (PLL) that is part of the
  * microcontroller device. For systems with variable clock speed it also updates
  * the variable SystemCoreClock. SystemInit is called from startup_device file.
  */
void SystemInit (void);

/**
  * @brief Updates the SystemCoreClock variable.
  *
  * It must be called whenever the core clock is changed during program
  * execution. SystemCoreClockUpdate() evaluates the clock register settings and calculates
  * the current core clock.
  */
void SystemCoreClockUpdate (void);

#ifdef __cplusplus
}
#endif /* #if !defined(SYSTEM_MKL25Z4_H_) */
```