

Memory Subsystem

Memory Controller

BIST

Low Power

Multiport and Controller Arbiter

Command Queue

Write Queue

Read Queue

Transaction Processing

Look-Ahead Optimization

Config Registers

ECC

DIMM

PHY

Data Slice

Data Slice

CA Slice

Memory Clock

I/O Calibration

Data Slice

Data Slice

Enhanced DDR5/LPDDR5 IO Pads

DQ[0:7], D

DQ[8:15],

Ax, CSx, E

CK

DQ[16:23]

DQ[24:31]

Local Management Bus

Clock

