EE 180 Homework 3

Sean William Konz, Schuyler Anne Tilney-Volk

TOTAL POINTS

96 / 100

QUESTION 1

1 10 pts

1.1 a) 3 / 3

√ - 0 pts Correct

- 3 pts wrong answer

1.2 b) 3/3

√ - 0 pts Correct

- 2 pts wrong answer

1.3 C) 4 / 4

√ - 0 pts Correct

- 0.5 pts final answer wrong

- 0.5 pts minor error

QUESTION 2

2 2 10 / 12

- 0 pts Correct

- 7 pts 7 cells are wrong

- 3 pts 3 cells are missing

- 1 pts 1 cell is wrong

√ - 2 pts 2 cells are wrong

- 4 pts 4 cells are wrong

QUESTION 3

3 20 pts

3.1 a) 4 / 4

√ - 0 pts Correct

- 3 pts wrong answers

- 0 pts missing_L2_dataread

- 1 pts minor error not included dirtyrate_L2

- 2 pts calculation or value error

- 1 pts minor calculation error

3.2 b) 4/4

√ - 0 pts Correct

- 2 pts wrong calculation

- 1 pts error with values

- 0.5 pts error considering the writehittime

3.3 C) 4 / 4

√ - 0 pts Correct

- 1 pts error with numbers or wrong calculation

- 2 pts wrong calculation

3.4 d) 4 / 4

√ - 0 pts Correct

- 1 pts correct approach wrong answer based on

earlier parts

- 1 pts wrong numbers

- 2 pts wrong calculation

3.5 e) 4/4

√ - 0 pts Correct

- 0.5 pts wrong calculation based on calculated part

d

QUESTION 4

4 28 pts

4.1 a) 5 / 5

√ - 0 pts Correct

4.2 b) 5 / 5

√ - 0 pts Correct

- 1 pts Provide more explanation

- 2 pts Click here to replace this description.

4.3 C) 5 / 5

- 2 pts provide detailed explanation
- **0 pts** Click here to replace this description.

4.4 d) 4 / 4

- √ 0 pts Correct
 - 1 pts explain in detail

4.5 e) 4/4

- √ 0 pts Correct
 - 1 pts give more explanation

4.6 f) 5 / 5

√ - 0 pts Correct

QUESTION 5

5 18 pts

5.1 a) 6 / 6

- √ 0 pts Correct
 - 1 pts some values are wrong
 - 2 pts more than 5 values are wrong

5.2 b) 4/4

- √ 0 pts Correct
 - 0 pts see solution

5.3 C) 6 / 6

√ - 0 pts Correct

5.4 d) 2 / 2

- √ 0 pts Correct
 - 1 pts provide proper reason

QUESTION 6

6610/12

- **0 pts** Correct
- 3 pts 3 Cells are wrong
- 4 pts 4 Cell are wrong
- 1 pts 1 cell is wrong
- \checkmark 2 pts 2 cells are wrong
 - 10 pts 10 cells are wrong

EE180-HU3 Sean Konz

a) Offset determines number of words in a block; 25-2 = 8 words

b) Index determines number of entries (# of locations to be looked up)

7 = 256 entries

c) Requires number of bits in the cache is determined by the write buck policy since differed policies require different number of bits, to determine entry validity and write Status:

Always have a 19 bit tag, and a valid bit in Assuming write through, no additional intermation is

 $\frac{2^{9}+20}{2^{8}}=1+\frac{20}{2^{8}}=1.078125$

Assuming write buck, we need an additional "dirty" bit!

 $\frac{2^{8}+21}{2^{8}}=1+\frac{21}{2^{8}}=1.08203$

1.1 a) 3 / 3

- √ 0 pts Correct
 - 3 pts wrong answer

EE180-HU3 Sean Konz

a) Offset determines number of words in a block; 25-2 = 8 words

b) Index determines number of entries (# of locations to be looked up)

7 = 256 entries

c) Requires number of bits in the cache is determined by the write buck policy since differed policies require different number of bits, to determine entry validity and write Status:

Always have a 19 bit tag, and a valid bit in Assuming write through, no additional intermation is

 $\frac{2^{9}+20}{2^{8}}=1+\frac{20}{2^{8}}=1.078125$

Assuming write buck, we need an additional "dirty" bit!

 $\frac{2^{8}+21}{2^{8}}=1+\frac{21}{2^{8}}=1.08203$

1.2 b) 3 / 3

- √ 0 pts Correct
 - 2 pts wrong answer

EE180-HU3 Sean Konz

a) Offset determines number of words in a block; 25-2 = 8 words

b) Index determines number of entries (# of locations to be looked up)

7 = 256 entries

c) Requires number of bits in the cache is determined by the write buck policy since differed policies require different number of bits, to determine entry validity and write Status:

Always have a 19 bit tag, and a valid bit in Assuming write through, no additional intermation is

 $\frac{2^{9}+20}{2^{8}}=1+\frac{20}{2^{8}}=1.078125$

Assuming write buck, we need an additional "dirty" bit!

 $\frac{2^{8}+21}{2^{8}}=1+\frac{21}{2^{8}}=1.08203$

1.3 C) 4 / 4

- √ 0 pts Correct
 - 0.5 pts final answer wrong
 - 0.5 pts minor error

Double Associativity	(ompulsory misses are I not impacted by cache design.	Conflict Misses Decrease Nove blocks at each 1 set, less need to evict blocks that map to the same index	Miss no impact Doesn't change actual # of blocks available
Halving the line Size	Halving line size also halves the amount of dat fetched on each miss. Decressing line size decress locality impact.	Incressed Fewer offset bits, so TAG is larger, so more possibilities mappe	Halling line size and Keeping everything else constant will decrease the capacity of the cache
Double number of Sets	No impact line size + capacity are constant	Doubling # of Sets and Keeping capacity consta- will decrease associtivity	*
Adding Prefetching	Decrease The data required will be placed in the cache before it's needed, avoiding a miss	Increase More dete being fetched increases the litelyhood of a conflict. If the prefetch guess is not perfect, deter will be loaded or overwritten without any be Utilization	Decrease Prefetching makes the apparent size of the cache larger since data is available when requested since prefetch placed it in the cache ahead of time

2 2 10 / 12

- 0 pts Correct
- 7 pts 7 cells are wrong
- 3 pts 3 cells are missing
- 1 pts 1 cell is wrong
- √ 2 pts 2 cells are wrong
 - 4 pts 4 cells are wrong

```
3) clock= 5 GHz Clock = CT = . 2ns Hit, Time = 1+Ts
 HTLI = . 2ns MRLID . 11
 HTLZ = 25 ns MRLZ = . 15 165% of 159. go to main menos
               MRLIT=.06 PLONE=.7 PSION =.12
 a) AMAT Duta Ress = HTLII + MRLIE HTEZ + .15 (.65 (80ms) + 80ms))
               = .2ns + .11 (25ns + .15 (.65(80ns) +80ns))
              = 5,128ns
  b) If Write Hit > check it hit + perform write
     if Write miss >> some as real miss
 AMAT Data Worke = 2. (, 2ns) + MRLID (HTLZ+, 15(.65(80ns) +80ns))
             = 2.(2ns) + .11 (25ns+ . 15 (.65 (80ns) +80ns))
            = 5.328ns
 AMAT_INSTRUZ= HTLI + MRIEII (HTLZ+ .15 (. 65 (80ms) + 80ms))
              = . 2ns + .06 (25ns+ .15(.65(80ns) +80ns))
          2 Z.88ns
CPIoveran = CPIInit + Clock (AMATINSHRAD + PLONE AMATINF + PSTON AMATIN)
          = 1.3 + 5 \times 10^{9} (2.88 \text{ns} + (.2)(5.128 \text{ns}) + (.12)(5.328 \text{ns}))
          = 24,0248
e) Time = Inst · CPI = 20x106 · 24.0248 - .09609925
```

3.1 a) 4 / 4

- 3 pts wrong answers
- **0 pts** missing_L2_dataread
- 1 pts minor error not included dirtyrate_L2
- 2 pts calculation or value error
- 1 pts minor calculation error

```
3) clock= 5 GHz Clock = CT = . 2ns Hit, Time = 1+Ts
 HTLI = . 2ns MRLID . 11
 HTLZ = 25 ns MRLZ = . 15 165% of 159. go to main menos
               MRLIT=.06 PLONE=.7 PSION =.12
 a) AMAT Duta Ress = HTLII + MRLIE HTEZ + .15 (.65 (80ms) + 80ms))
               = .2ns + .11 (25ns + .15 (.65(80ns) +80ns))
              = 5,128ns
  b) If Write Hit > check it hit + perform write
     if Write miss >> some as real miss
 AMAT Data Worke = 2. (, 2ns) + MRLID (HTLZ+, 15(.65(80ns) +80ns))
             = 2.(2ns) + .11 (25ns+ . 15 (.65 (80ns) +80ns))
            = 5.328ns
 AMAT_INSTRUZ= HTLI + MRIEII (HTLZ+ .15 (. 65 (80ms) + 80ms))
              = . 2ns + .06 (25ns+ .15(.65(80ns) +80ns))
          2 Z.88ns
CPIoveran = CPIInit + Clock (AMATINSHRAD + PLONE AMATINF + PSTON AMATIN)
          = 1.3 + 5 \times 10^{9} (2.88 \text{ns} + (.2)(5.128 \text{ns}) + (.12)(5.328 \text{ns}))
          = 24,0248
e) Time = Inst · CPI = 20x106 · 24.0248 - .09609925
```

3.2 b) 4/4

- 2 pts wrong calculation
- 1 pts error with values
- **0.5 pts** error considering the writehittime

```
3) clock= 5 GHz Clock = CT = . 2ns Hit, Time = 1+Ts
 HTLI = . 2ns MRLID . 11
 HTLZ = 25 ns MRLZ = . 15 165% of 159. go to main menos
               MRLIT=.06 PLONE=.7 PSION =.12
 a) AMAT Duta Ress = HTLII + MRLIE HTEZ + .15 (.65 (80ms) + 80ms))
               = .2ns + .11 (25ns + .15 (.65(80ns) +80ns))
              = 5,128ns
  b) If Write Hit > check it hit + perform write
     if Write miss >> some as real miss
 AMAT Data Worke = 2. (, 2ns) + MRLID (HTLZ+, 15(.65(80ns) +80ns))
             = 2.(2ns) + .11 (25ns+ . 15 (.65 (80ns) +80ns))
            = 5.328ns
 AMAT_INSTRUZ= HTLI + MRIEII (HTLZ+ .15 (. 65 (80ms) + 80ms))
              = . 2ns + .06 (25ns+ .15(.65(80ns) +80ns))
          2 Z.88ns
CPIoveran = CPIInit + Clock (AMATINSHRAD + PLONE AMATINF + PSTON AMATIN)
          = 1.3 + 5 \times 10^{9} (2.88 \text{ns} + (.2)(5.128 \text{ns}) + (.12)(5.328 \text{ns}))
          = 24,0248
e) Time = Inst · CPI = 20x106 · 24.0248 - .09609925
```

3.3 C) 4 / 4

- 1 pts error with numbers or wrong calculation
- 2 pts wrong calculation

```
3) clock= 5 GHz Clock = CT = . 2ns Hit, Time = 1+Ts
 HTLI = . 2ns MRLID . 11
 HTLZ = 25 ns MRLZ = . 15 165% of 159. go to main menos
               MRLIT=.06 PLONE=.7 PSION =.12
 a) AMAT Duta Ress = HTLII + MRLIE HTEZ + .15 (.65 (80ms) + 80ms))
               = .2ns + .11 (25ns + .15 (.65(80ns) +80ns))
              = 5,128ns
  b) If Write Hit > check it hit + perform write
     if Write miss >> some as real miss
 AMAT Data Worke = 2. (, 2ns) + MRLID (HTLZ+, 15(.65(80ns) +80ns))
             = 2.(2ns) + .11 (25ns+ . 15 (.65 (80ns) +80ns))
            = 5.328ns
 AMAT_INSTRUZ= HTLI + MRIEII (HTLZ+ .15 (. 65 (80ms) + 80ms))
              = . 2ns + .06 (25ns+ .15(.65(80ns) +80ns))
          2 Z.88ns
CPIoveran = CPIInit + Clock (AMATINSHRAD + PLONE AMATINF + PSTON AMATIN)
          = 1.3 + 5 \times 10^{9} (2.88 \text{ns} + (.2)(5.128 \text{ns}) + (.12)(5.328 \text{ns}))
          = 24,0248
e) Time = Inst · CPI = 20x106 · 24.0248 - .09609925
```

3.4 d) 4 / 4

- 1 pts correct approach wrong answer based on earlier parts
- 1 pts wrong numbers
- 2 pts wrong calculation

```
3) clock= 5 GHz Clock = CT = . 2ns Hit, Time = 1+Ts
 HTLI = . 2ns MRLID . 11
 HTLZ = 25 ns MRLZ = . 15 165% of 159. go to main menos
               MRLIT=.06 PLONE=.7 PSION =.12
 a) AMAT Duta Ress = HTLII + MRLIE HTEZ + .15 (.65 (80ms) + 80ms))
               = .2ns + .11 (25ns + .15 (.65(80ns) +80ns))
              = 5,128ns
  b) If Write Hit > check it hit + perform write
     if Write miss >> some as real miss
 AMAT Data Worke = 2. (, 2ns) + MRLID (HTLZ+, 15(.65(80ns) +80ns))
             = 2.(2ns) + .11 (25ns+ . 15 (.65 (80ns) +80ns))
            = 5.328ns
 AMAT_INSTRUZ= HTLI + MRIEII (HTLZ+ .15 (. 65 (80ms) + 80ms))
              = . 2ns + .06 (25ns+ .15(.65(80ns) +80ns))
          2 Z.88ns
CPIoveran = CPIInit + Clock (AMATINSHRAD + PLONE AMATINF + PSTON AMATIN)
          = 1.3 + 5 \times 10^{9} (2.88 \text{ns} + (.2)(5.128 \text{ns}) + (.12)(5.328 \text{ns}))
          = 24,0248
e) Time = Inst · CPI = 20x106 · 24.0248 - .09609925
```

3.5 e) 4/4

√ - 0 pts Correct

- **0.5 pts** wrong calculation based on calculated part d

(an essentially be ignored.

b) The army corrently completely fits into the cacle, but at some point, as Ben continues doubling the size, the array will fit exactly into the cache since both the array size and the cache size are powers of two. This army size with still yield an acceptable exAMAT in since there are no main memory accesses. If Ben continues to increase the size of the army, the army size will then be doubte the size of the army. of the cache, This mesns that for every inner loop iteration, only half the array will fit in the each at any one time, and the half in the cache will be the opposite half of Therefore, we access main memory on each executing of the Ther loop, so the EAMAT time will jump to Main memory access time (1000ns) So when Ben see's ether ANAT Jump to 2000 is, he knows that the correct array size is twice the size of the cache size,

General Colors, It the block size is greater the, U, then the AMAT will fell somewhen between Little time and Main Memory access time. When we read a new block, we'll have to access main memory, but within a block, we only access that LI. If the block size is S, and S > 4 bytes & S is a multiple of Z, then reading a new block from memory causes us to read S/4 elements of the army, so the next 3/4-1 clents accessed after a block fetch with have LI hit time for accessing

4.1 a) 5 / 5

(an essentially be ignored.

b) The army corrently completely fits into the cacle, but at some point, as Ben continues doubling the size, the array will fit exactly into the cache since both the array size and the cache size are powers of two. This army size with still yield an acceptable exAMAT in since there are no main memory accesses. If Ben continues to increase the size of the army, the army size will then be doubte the size of the army. of the cache, This mesns that for every inner loop iteration, only half the array will fit in the each at any one time, and the half in the cache will be the opposite half of Therefore, we access main memory on each executing of the Ther loop, so the EAMAT time will jump to Main memory access time (1000ns) So when Ben see's ether ANAT Jump to 2000 is, he knows that the correct array size is twice the size of the cache size,

General Colors, It the block size is greater the, U, then the AMAT will fell somewhen between Little time and Main Memory access time. When we read a new block, we'll have to access main memory, but within a block, we only access that LI. If the block size is S, and S > 4 bytes & S is a multiple of Z, then reading a new block from memory causes us to read S/4 elements of the army, so the next 3/4-1 clents accessed after a block fetch with have LI hit time for accessing

4.2 b) 5 / 5

- 1 pts Provide more explanation
- 2 pts Click here to replace this description.

(an essentially be ignored.

b) The army corrently completely fits into the cacle, but at some point, as Ben continues doubling the size, the array will fit exactly into the cache since both the array size and the cache size are powers of two. This army size with still yield an acceptable exAMAT in since there are no main memory accesses. If Ben continues to increase the size of the army, the army size will then be doubte the size of the army. of the cache, This mesns that for every inner loop iteration, only half the array will fit in the each at any one time, and the half in the cache will be the opposite half of Therefore, we access main memory on each executing of the Ther loop, so the EAMAT time will jump to Main memory access time (1000ns) So when Ben see's ether ANAT Jump to 2000 is, he knows that the correct array size is twice the size of the cache size,

General Colors, It the block size is greater the, U, then the AMAT will fell somewhen between Little time and Main Memory access time. When we read a new block, we'll have to access main memory, but within a block, we only access that LI. If the block size is S, and S > 4 bytes & S is a multiple of Z, then reading a new block from memory causes us to read S/4 elements of the army, so the next 3/4-1 clents accessed after a block fetch with have LI hit time for accessing

4.3 C) 5 / 5

- 2 pts provide detailed explanation
- **0 pts** Click here to replace this description.

If the cache is DM, the AMAT should be equal to the main memory access time since, if the cache is DM, the Bth and (16,1024)th elevel would map to the same block, leading to an eviction on each incremed of the inner loop

e) If the cache is two-way set associative, the AMAT should be approximately the Ll access time since when both elements are mapped to the same set, there are 2 ways to store cither element, so on and execution of the inner loop, the values don't need to be fetiled from memory again since they aren't evicting one another, on each execution of the inner loop.

If the cache is a z-vay associative eache, only z

that on every iteration of the inner loop we will be able to the inner loop we will be caches it as a cache, which is a z-vay associative cache, which is a z-vay associative cache, only z

that on every iteration of the inner loop we will have to access time.

4.4 d) 4 / 4

- √ 0 pts Correct
 - 1 pts explain in detail

If the cache is DM, the AMAT should be equal to the main memory access time since, if the cache is DM, the Bth and (16,1024)th elevel would map to the same block, leading to an eviction on each incremed of the inner loop

e) If the cache is two-way set associative, the AMAT should be approximately the Ll access time since when both elements are mapped to the same set, there are 2 ways to store cither element, so on and execution of the inner loop, the values don't need to be fetiled from memory again since they aren't evicting one another, on each execution of the inner loop.

If the cache is a z-vay associative eache, only z

that on every iteration of the inner loop we will be able to the inner loop we will be caches it as a cache, which is a z-vay associative cache, which is a z-vay associative cache, only z

that on every iteration of the inner loop we will have to access time.

4.5 e) 4/4

√ - 0 pts Correct

- 1 pts give more explanation

If the cache is DM, the AMAT should be equal to the main memory access time since, if the cache is DM, the Bth and (16,1024)th elevel would map to the same block, leading to an eviction on each incremed of the inner loop

e) If the cache is two-way set associative, the AMAT should be approximately the Ll access time since when both elements are mapped to the same set, there are 2 ways to store cither element, so on and execution of the inner loop, the values don't need to be fetiled from memory again since they aren't evicting one another, on each execution of the inner loop.

If the cache is a z-vay associative eache, only z

that on every iteration of the inner loop we will be able to the inner loop we will be caches it as a cache, which is a z-vay associative cache, which is a z-vay associative cache, only z

that on every iteration of the inner loop we will have to access time.

4.6 f) 5 / 5

500 since we have 4KiB pages, so 1st 12 bits A: 20 are for the page Page Size Ts 12 bits (2") for 4KiB B; 12 Physical address size is 36 bits so 36-12=24 C: 24 D: 128 only have 128 entries Tag TS all remains bits in address: 36-5-6=25 E: 25 Z"= Z110 per way/26 bytes per block = 25 blocks entries in settle F:5 64 bytes per block w/ byter addressins, so 26=64 options to select byte 6;6 25 entries in each Set, use index bits to select H:32 Tag is all remaining bits, so 36-7-9=20 512KB = 21/23 = 29 block entre in a Set to choose I; 20. J: 9 line size is 128, so 128 = 27 ways to Selet which 14: 7 byte in lih to output L:512 29 = 512 entries in each set of the cache b) It the Intel Cache & Smaller than the AMD Cache, it's hit time may be lover, which could al count for the superior performance of the Intel cache, Alternatively, the AMD corcle could have lower associativity (2- very rather them 4 - ver) which , could account for the decresal performer in the AMD.

5.1 a) 6 / 6

- 1 pts some values are wrong
- 2 pts more than 5 values are wrong

500 since we have 4KiB pages, so 1st 12 bits A: 20 are for the page Page Size Ts 12 bits (2") for 4KiB B; 12 Physical address size is 36 bits so 36-12=24 C: 24 D: 128 only have 128 entries Tag TS all remains bits in address: 36-5-6=25 E: 25 Z"= Z110 per way/26 bytes per block = 25 blocks entries in settle F:5 64 bytes per block w/ byter addressins, so 26=64 options to select byte 6;6 25 entries in each Set, use index bits to select H:32 Tag is all remaining bits, so 36-7-9=20 512KB = 21/23 = 29 block entre in a Set to choose I; 20. J: 9 line size is 128, so 128 = 27 ways to Selet which 14: 7 byte in lih to output L:512 29 = 512 entries in each set of the cache b) It the Intel Cache & Smaller than the AMD Cache, it's hit time may be lover, which could al count for the superior performance of the Intel cache, Alternatively, the AMD corcle could have lower associativity (2- very rather them 4 - ver) which , could account for the decresal performer in the AMD.

5.2 b) 4/4

- √ 0 pts Correct
 - 0 pts see solution

Mem lookup on TLB TITLB miss -> Page Table Lookup

Page fault on Page Table -> Mem transfer to PT

Loading Page from Physical memory causes eviction in PT

Mem Lookup restars -> L1 cache miss

L2 lookup -> L2 cache miss

Dad data from DRAM -> eviction in L2

Load data from L2-> eviction in L1

Using two sub blocks means that a 64 byte sub block Ts useful when we write to LZ, but get a miss and next to fetch a block in order to write,

5.3 C) 6 / 6

Mem lookup on TLB TITLB miss -> Page Table Lookup

Page fault on Page Table -> Mem transfer to PT

Loading Page from Physical memory causes eviction in PT

Mem Lookup restars -> L1 cache miss

L2 lookup -> L2 cache miss

Dad data from DRAM -> eviction in L2

Load data from L2-> eviction in L1

Using two sub blocks means that a 64 byte sub block Ts useful when we write to LZ, but get a miss and next to fetch a block in order to write,

5.4 d) 2 / 2

√ - 0 pts Correct

- 1 pts provide proper reason

6	Hit Time	Miss Rute	Hiss Penalty
Pouble Associativity	Increase More ways to check On each lookup. i.e. Need to compare more tags to determine Whether it's a hit or hot	Decrense Conflict misses	No Impact Dorsn't change higher level memory access time, or write time
Halving line Size	Decrease His size of the cache, making lookups fuster	Incresse Will decrease capacity and decresse Utilization of locality	Decrease to Less information to transfer, less time required
Doubling ## of sets	Increase associativity since capacity const	Decrease Decrease conflict misser	No Impact Doesn't change histor level men access tim of write tim
Adding Prefething	Often does not make of my horest the time Property of the time of the property	efetching predicts 1 ic of deta, 1 in the cache 1 some often sinch 1 in the cache 1 in the	Decresse ???? Yore date is transforms the cocke regularly, there's a higher ikelyhood requester eda is evailable in a isher land cache, when then man men. if only an LI cache, then no impact

6610/12

- 0 pts Correct
- 3 pts 3 Cells are wrong
- 4 pts 4 Cell are wrong
- 1 pts 1 cell is wrong
- √ 2 pts 2 cells are wrong
 - 10 pts 10 cells are wrong