
T5L DWIN OS development guide

2022/05/18

Contents

| 1 DWIN OS platform structure | 3 |
|------------------------------------|----|
| 2. DWIN OS Debugging Port (UART2) | 5 |
| 3 Storage Space | 6 |
| 3.1Users Data Library | 6 |
| 3.2Data Variable Space | 6 |
| 3.3 Port register | 7 |
| 4 DWIN OS Assembly Instruction Set | 10 |
| 4.1Data Exchange Command | 11 |
| 4.2Computation Command | 12 |
| 4.3Logic Operation Command | 13 |
| 4.4Data Processing Command14 | |
| 4.5Process Controlling Command | 15 |
| 4.6Peripheral Operation Command | 16 |
| 5 Appendix Revision Record | 18 |

1 DWIN OS platform structure



(1) DWIN OS Cord Space Definition

| Cord Address | Definition | Description | |
|-------------------|------------|---|--|
| 0x0000- 0x0FFF | L2_Cache | Program automatic loads and calls space, 4 KB. | |
| 0x1000 | RESET | The first address of program operating after reset, placing one GOTO command and jumping to the main program. | |
| 0x1004 | T0 _INT | T0 INT program entrance address, applying GOTO command and jumping to T0 to interrupting service program. | |
| 0x1008 | T1_INT | T1 INT program entrance address, applying GOTO command and jumping to T1 to interrupting service program. | |
| 0x100C | T2 _INT | T2 INT program entrance address, applying GOTO command and jumping to T2 to interrupting service program. | |
| 0x1020- 0x107F | Reserved | Reserve | |
| 0x1080- 0x7FFF | Main Code | Main program cord space | |

- (2) Subroutine Nested is transferred (including Interrupted program) up to level 127.
- (3) Typical program Structure

ORG 1000H

GOTO MAIN

GOTO TOINT; Discontinuity produce, jumping to T0 to interrupting program, must use

GOTO, can not use CALL NOP; T1 Discontinuity do not be used

GOTO T2INT; Discontinuity produces, jumping to T0 to interrupting service program.

ORG 1080H

MAIN: NOP ;Main program

start GOTO MAIN

TOINT: NOP ;T0 interrupt handling

program RETI ;use RETI

end, can not use RET.

T20INT: NOP ;T1 interrupt handling

program RETI

If interrupt were not adopted(closing interrupting), code space of 0x1004-0x107F could be used at will.

If the main program needed to operating break point simulation, interrupt shall be closed.

Otherwise, timer keeps running under simulation status, opening interrupt would cause the main program failed to operating break point simulation.

2. DWIN OS Debugging Port(UART2)

System Debug serial port UART2's mode is 8N1,baud rate can be installed, data frame is made up by 4 parts.

Explanation of UART2 Debug port instruction below.

| Data | 1 | 2 | 3 | 4 | 5 |
|-------------|----------------------------------|-----|---------|----------|-------------------------|
| Definition | Frame Header Data length | | Command | Data | CRC check (optional) |
| Data Length | 2 | 2 1 | | n | 2 |
| Description | Defined by R3 & RA in CONFIG.TXT | | | | |
| For example | 5A A5 | 04 | 83 | 00 10 04 | 25 A3 |

| Instruction | Data | Description |
|-------------|--|---|
| 0x80 | Issued:ADR(0x00-0x08)+ADR(0x00-0xFF)+ Data_Pack | Data length |
| | Respond:0x4F 0xaB | Write Instruction respond |
| | Issued:ADR (0x00-0x08)+ADR(0x00-0xFF)+ RD_LEN (0x01-0xFB) | Read data in designated addresses in register. |
| 0x81 | Respond:ADR(0x00-0x08)+ADR(0x000xFF)+ RD_LEN+Data_Pack | Data respond |
| 0.00 | Issued:First ADR(0x0000-0xFFFF)+Data_Pack | Write data in designated addresses in variable |
| 0x82 | Respond:0x4F 0xaB | Write Instruction respond |
| 0x83 | Issued:First ADR(0x0000-0xFFFF)+RD_LEN (0x01-0x7D) | Read data in designated addresses in variable SRAM. |

Respond: First ADR+Variable data word length+Variable data read Data respond Register page is defined as follow

| Register page ID | Definition | Description |
|------------------|---------------|---|
| 0x00-0x07 | Data Register | 256 per group,R0-R255 |
| 0x08 | Port Register | DR0-DR255 Details in DWIN OS development guide basing on T5, 3.4 port register definition description. |

5

3 Storage Space

3.1Users Data Library

Users data library includes two parts:

(1) Flash on T5L chips visits through system variation port, all DWIN OS based in T5 supporting.

(2) High-capacity data base or material storage locating at NAND Flash, which visits visits through system variation port, space room depends on hardware platform.

3.2 Data Variable Space

Data variable space is a biggest 128Kbytes double-port RAM. 2 CPU exchanges data by data variable space, definition list by district is as follow

At all DWIN OS platform basing on T5L CPU, the first 16-word definition of system variable port is unified, as follow.

| Address | Definition | Length | Description |
|---------|-----------------------|--------|--|
| 0x00 | Device_ID | 4 | |
| 0x04 | System_Res et | 2 | 0x55AA 5AA5=Reset T5L ; |
| 0x06 | OS_Update_ CMD | 2 | D3:0x5A first updates DWIN OS program(inserting into ram Flash), clearing after CPU operation finish. D2:Fixing as 0x10, DWIN OS code should be start from 0x1000. D1:0:The initial data variation space address of store-and-update code should be even. |
| 0x08 | NOR_Flash_ RW_ CMD | 4 | D7:operation mode 0x5A=read 0xA5=write, clearing after CPU operation finish. D6:4:The initial address of ram Nor Flash data base should be even. 0x000000-0x02:7FFE, 192KWords. D3:2:The initial data variation space address should be even. D1:0:The length of read and write word should be even. |
| 0x0C | UART2_Set | 2 | D3=0x5A start UART2 Serial mode setting, just used for GUI CPU settingUART2 mode after Reset ,OS can not operate itself. D2=Serial mode,0x00=8N1. D1:D0=Baud rate value,Baud rate value=3225600/Baud rate setting. |
| 0x0E | Reserve | 1 | |
| 0x0F | Ver | 1 | Application software version.D1 refers to GUI soft version,D0 refers to DWIN OS software version. |

3.3 Port Register

Basing on T5L, DWIN OS has a port register page, with 256 port registers, as quick visit port for hardware resources.

| DR# | Length | R/W | Definition | Description |
|-----|--------|-----|-------------------|--|
| 0 | 1 | R/W | REG_Page_Sel | 8 register pages of OS change, DR0=0x00-0x07 |
| 1 | 1 | R/W | SYS_STATUS | System status register, defining as bit-wise: .7 CY carry flag. 6 DGUS screen variation automatic uploading control 1=close 0=open |
| 2 | 14 | | Reserve | Access forbidden. |
| 16 | 1 | R | UART3_TTL_S | Carial received frame avertime times statue. |
| 17 | 1 | R | UART3_TTL_S | Serial received frame overtime timer status:: 0x00= received frame overtime timer overflowing others=no |
| 18 | 1 | R | UART4_TTL_S | overflowing |
| 19 | 1 | R | UART5_TTL_S | It should be done first that applying RDXLEN command |
| 20 | 1 | R | UART6_TTL_S | reads received length. When length is not 0, then checking overtime timer status. |
| 20 | 1 | R | UART7_TTL_S | Overtime timer status. |
| 21 | 1 | | Reserve | |
| 22 | 1 | R | UART3_TX_LE N | UART3 the applying depth(Bytes) of buffer sending buffer size is 256Bytes,users read only. |
| 23 | 1 | R | UART4_TX_LE N | UART4 the applying depth(Bytes) of buffer sending buffer size is 256Bytes, users read only. |
| 24 | 1 | R | UART5_TX_LE N | UART5 the applying depth(Bytes) of buffer sending buffer size is 256Bytes, users read only. |
| 25 | 1 | R | UART6_TX_LE N | UART6 the applying depth(Bytes) of buffer sending buffer size is 256Bytes, users read only. |
| 26 | 1 | R | UART7_TX_LE N | UART7 the applying depth(Bytes) of buffer sending buffer size is 256Bytes, users read only. |
| 27 | 1 | | Reserve | |
| 28 | 1 | R/W | UART3_TTL_S ET | UART3 the time of received frame overtime timer. Unit 0.5mS,0x01-0xff, power-on set as 0x0A. |
| 29 | 1 | R/W | UART4_TTL_S ET | UART4 the time of received frame overtime timer. Unit 0.5mS,0x01-0xff, power-on set as 0x0A. |
| 30 | 1 | R/W | UART5_TTL_S ET | UART5 the time of received frame overtime timer. Unit 0.5mS,0x01-0xff, power-on set as 0x0A. |
| 31 | 1 | R/W | UART6_TTL_S ET | UART6 the time of received frame overtime timer. Unit 0.5mS,0x01-0xff, power-on set as 0x0A. |
| 32 | 1 | R/W | UART7_TTL_S ET | UART7 the time of received frame overtime timer. Unit 0.5mS,0x01-0xff, power-on set as 0x0A. |
| 33 | 1 | | Reserve | |
| 34 | 1 | R/W | T0 | 8bit user timer 0,++counting,datum 10uS |
| 35 | 2 | R/W | T1 | 16bit user timer 1,++ counting,datum 10uS |
| 37 | 2 | R/W | T2 | 16bit user timer 2,++ counting,datum designed by users through CONFIG command |



| on single interrupting control position) 0=ban. 6=Timer INTO Enable 1= interrupt timer 0 interrupt on interrupt timer 0 interrupt on interrupt timer 0 interrupt on interrupt timer 1 interrupt off. 5=Timer INT1 Enable 1=interrupt timer 1 interrupt 0=interrupt off. 4=Timer INT2 Enable 1=interrupt timer 2 interrupt 0=interrupt timer 2 interrupt 0=interrupt timer 2 interrupt off. 8bit timer interrupt 0 settings value, interrupt timer 1 W Set time=Timer_INT0_Set*10uS, 0x00=256. 8bit timer interrupt 1 setting value, interrupt 1 setting 1 setting value, interrupt 1 setting 1 setting value, interrupt 1 setting 1 sett | | | | | |
|--|-----|----|-----|-----------|--|
| 41 1 R/W CNT1_Sel changes, corresponding IO7-IO0 42 1 R/W CNT1_Sel changes, corresponding IO7-IO0 43 1 R/W CNT2_Sel relevant position 1 choosing related I/O to counting changes, corresponding IO7-IO0 44 1 R/W CNT3_Sel relevant position 1 choosing related I/O to counting changes, corresponding IO75-IO8 44 1 R/W CNT3_Sel relevant position 1 choosing related I/O to counting changes, corresponding IO75-IO8 45 1 R/W Int_Reg Interrupt main switch 1= nable(open or not depending on single interrupting control position) 0-ban. 6=Timer INT0 Enable 1= interrupt timer 0 interrupt on interrupt timer 1 interrupt on interrupt timer 2 interrupt timer 1 interrupt 0 interrupt timer 2 interrupt timer 2 interrupt timer 1 interrupt 0 interrupt timer 2 interrupt timer 2 interrupt 0 interrupt timer 2 interrupt 1 interrupt 2 interrupt 1 interru | 39 | 2 | R/W | Т3 | , |
| 1 | 41 | 1 | R/W | CNT0_Sel | |
| 43 1 R/W CNT3_Sel changes, corresponding IO15-IO8 44 1 R/W CNT3_Sel relevant position 1 choosing related I/O to counting changes, corresponding IO15-IO8 Interrupting control register. .7= interrupt main switch 1= enable(open or not depending on single interrupting control position) 0-ban. .8=Timer INTO Enable 1= interrupt timer 0 interrupt on interrupt timer 1 interrupt timer 1 interrupt timer 1 interrupt timer 1 interrupt timer 2 interrupt 0-interrupt timer 1 interrupt of 1 interrupt timer 2 interrupt 0-interrupt 0-interrupt 1 setting value, interrupt 1 set 1 me=Timer_INT0_Set*10uS, 0x00=256. 47 1 R/ Timer INT1 Set Set Set 2 R/ Timer INT1_Set 10uS, 0x00=256. 48 2 R/ Timer INT2 Set 16bit timer interrupt 2 setting value, interrupt 1 me=Timer_INT0_Set*10uS, 0x00=256. Firstly, IO0-IO15 scans output configuration timely, 10 bits each. D9 (DR50) :0x5A=scan output applying. D8: Outputting register page of data, 0x00-0x07. D7: Outputting start and end address of data, 0x00-0x07. D7: Outputting the word length of data, 0x01-0x80, each data 2 Styles corresponding to IO15-IO0. D5-D4:IO15-IO0 output alse choosing, needing output alse corresponding bit set as 1. D3-D2:single outputting interval T, unit as (T+1) *10uS. 60 10 R/ Polling_Out1_Set 2 Second : IO0-IO15 scans output configuration timely. 60 R/ IO6 Trigger time D5-0x5A refers to IO6 is caught once, down edge trigger D4:D3=IO15-IO0's condition when triggered. D5-0x5A refers to IO7 is caught once, down edge trigger D4:D3=IO15-IO0's condition when triggered. D2:D0= the catching time of system timer 0x00000 0x00FFFF cycle, unit as 1/41.75uS. D5-0x5A refers to IO7 is caught once, down edge trigger D4:D3=IO15-IO0's condition when triggered. D2:D0= the catching time of system timer 0x00000 0x00FFFF cycle, unit as 1/41.75uS. | 42 | 1 | R/W | CNT1_Sel | |
| Additional Content of the content | 43 | 1 | R/W | CNT2_Sel | |
| R/W | 44 | 1 | R/W | CNT3_Sel | |
| 40 1 W Set time=Timer_INT0_Set*10uS, 0x00=256. 47 1 R/ Set Timer INT1 Set time=Timer_INT1_Set*10uS, 0x00=256. 48 2 R/ Timer INT2 16bit timer interrupt 1 setting value, interrupt 2 setting value, interrupt 1 setting value, interrupt 2 setting value, intervupt 3 set 2 setting value, intervupt 1 setting value, intervupt 2 setting value, intervupt 1 setting value, intervupt 2 setting value, intervupt 3 set 3 set 3 setting value, intervupt 4 setting value, intervupt 2 setting value, intervupt 1 setting 4 setting 5 setting 4 setting 5 setting 4 setting 5 setting 4 setting 5 | 45 | 1 | R/W | Int_Reg | .7= interrupt main switch 1= enable(open or not depending on single interrupting control position) 0=ban6=Timer INTO Enable 1= interrupt timer 0 interrupt on 0= interrupt timer 0 interrupt off5=Timer INT1 Enable 1=interrupt timer 1 interrupt on 0=interrupt timer 1 interrupt off4=Timer INT2 Enable 1=interrupt timer 2 interrupt on |
| 4/ | 46 | 1 | | | , |
| Set NT2_Set+1) *10uS. Firstly, IO0-IO15 scans output configuration timely, 10 bite each. D9 (DR50) :0x5A=scan output applying, other as a applying. D8: Outputting register page of data, 0x00-0x07. D7: Outputting start and end address of data, 0x00-0x07. D7: Outputting start and end address of data, 0x01-0x80, ear data 2 Bytes corresponding to IO15-IO0. D5-D4:IO15-IO0 output aisle choosing, needing output aisle corresponding bit set as 1. D3-D2:single outputting interval T,unit as (T+1) *10uS. D1-D0:Outputting cycle counting designed, it minus 1 aft finishing 1 cycle every time, then outputting 0 till minus to 0. | 47 | 1 | | | , |
| each. D9 (DR50):0x5A=scan output applying, other as a applying. D8: Outputting register page of data, 0x00-0x07. D7: Outputting start and end address of data, 0x00-0x07. D6: Outputting start and end address of data, 0x01-0x80, each data 2 Bytes corresponding to ID15-IO0. D5-D4:IO15-IO0 output aisle choosing, needing output aisle corresponding bit set as 1. D3-D2:single outputting interval T,unit as (T+1) *10uS. D1-D0:Outputting cycle counting designed, it minus 1 aft finishing 1 cycle every time, then outputting 0 till minus to 0. 80 | 48 | 2 | | | 16bit timer interrupt 2 setting value,interrupt time= (Timer_I NT2_Set+1) *10uS. |
| 80 6 R/ IO6 Trigger time D5=0x5A refers to IO6 is caught once, down edge trigger D4:D3= IO15-IO0's condition when triggered. D2:D0= the catching time of system timer 0x00000 0x00FFFF cycle,unit as 1/41.75uS. B6 R/ IO6 Trigger D4:D3= IO15-IO0's condition when triggered. D2:D0= the catching time of system timer 0x00000 0x00FFFF cycle,unit as 1/41.75uS. D5=0x5A refers to IO7 is caught once, down edge trigger D4:D3= IO15-IO0's condition when triggered. D2:D0= the catching time of system timer 0x00000 0x00FFFF cycle,unit as 1/41.75uS. P7 Reserve The real-time status of IO19-IO0 's | 50 | 10 | | | D7: Outputting start and end address of data, 0x00-0 xFF D6: Outputting the word length of data, 0x01-0x80, each data 2 Bytes corresponding to IO15-IO0. D5-D4:IO15-IO0 output aisle choosing, needing output aisle, corresponding bit set as 1. |
| 80 6 R/ | 60 | 10 | | | Second : IO0-IO15 scans output configuration timely. |
| 80 6 R/ W lo6 Trigger time D4:D3= IO15-IO0's condition when triggered. D2:D0= the catching time of system timer 0x00000 0x00FFFF cycle,unit as 1/41.75uS. D5=0x5A refers to IO7 is caught once, down edge triggered. D4:D3= IO15-IO0's condition when triggered. D4:D3= IO15-IO0's caught once, down edge triggered. D5:D3= IO15-IO0's caught once, down edge triggered. D6:D3= IO15-IO0' | 70 | 9 | | Reserve | |
| 86 R/ W time D4:D3= IO15-IO0's condition when triggered. D2:D0= the catching time of system timer 0x00000 0x00FFFF cycle,unit as 1/41.75uS. P2 37 Reserve 129 3 R/ IO Status The real-time status of IO19-IO0 's | 80 | 6 | | | D2:D0= the catching time of system timer 0x000000- |
| 120 3 R/ IO Status The real-time status of IO10-IO0 's | 86 | 6 | | | D2:D0= the catching time of system timer 0x000000- |
| 1 170 3 | 92 | 37 | | Reserve | |
| | 129 | 3 | | IO_Status | The real-time status of IO19-IO0 's |



| 132 | 2 | R/ W | CNT0 | CNT0 changing counting value, resetting to 0x0000 when counting to 0xFFFF. |
|-----|-----|---------|---------|--|
| 134 | 2 | R/ W | CNT1 | CNT1 changing counting value, resetting to 0x0000 when counting to 0xFFFF |
| 136 | 2 | R/ W | CNT2 | CNT2 changing counting value, resetting to 0x0000 when counting to 0xFFFF |
| 138 | 2 | R/ W | CNT3 | CNT3 changing counting value, resetting to 0x0000 when counting to 0xFFFF |
| 140 | 116 | | Reserve | |

4 DWIN OS Assembly Instruction Set

- R#means DWIN OS in present register page, any or any group of 256 register, R0-R255;
- DR#means one or any group of 256 port register, DR0-DR255;
- < >means Immediate number,in the Assembly code,100,0x64,64H,064H all means 10 hex data 100.
- Directives:ORG DB DW.
- Use; as remark.
- Description of Variable and data type can be visited by DWIN OS as following:

| Variable Type | Mark | Туре | Space | Description |
|---------------------|---------------|------|--------------------------|---|
| DWIN OS register | R0-R255 | Byte | 2048 Bytes | Divided into 8 pages, Control page by DR0 port register |
| Port register | DR0- DR255 | Byte | 256 Bytes | |
| Data variable space | XRAM | Word | 64K Words | Range of address:0x0000-0xFFFF |
| User data library | LIB | Word | Depend on hardware | |

When T5 CPU runs at the speed of 200MHz, the average operating time of one DWIN OS command is about 125nS (8MIPS).

4.1 Data Exchange Command

| Command | Code | Number | Description |
|---|-----------|-------------------------------------|---|
| Data exchange between Variables & Registers | MOVX R | R#, <mod>, <nu m=""></nu></mod> | R#:Register or Register group. <mod>:0=Register to variable1=Variable to register. <num>:exchange data word (Word) length,0x00-0x80; When<num>is 0x00 ,data length depends on R9. Data variable pointer is defined by R0:R1 register. MOVXR R20,0,2</num></num></mod> |
| load N 8bit Immediate number to register group | LDBR | R#, <data> ,<num></num></data> | R#:Register or Register group. <data>:Data need loading. <num>:Number of Register need loading, 0x00 means 256. LDBR R8,0x82,3</num></data> |
| Load several 16 bit numbers to Registers | LDWR | R#, <data></data> | R#:Register group. <data>:Number of that loading LDWR R8,1000 LDWR R8,-300</data> |
| Load address code space | LDADR | <address></address> | Load <address> to R5:R6:R7 LDADR TAB LDADR 0x123456</address> |
| Look up in Program Space (Program Space to DWIN_OS Registers) | MOVC | R#, <num></num> | R#:Register or Register group. <num>:byte data length Lookup table return Address pointer is defined by R5:R6:R7 register MOVC R20,10 Attention, code after 0x1000 can not read code content before 0x1000.</num> |
| Data transfer from Register to DGUS Register | MOV | R#S,R#T, <n UM></n | R#S:Origin register or register group R#T:goal register or register group. <num>:Font data length exchanged,,0x00 means length is defined by R9 register. MOV R8,R20,3</num> |
| Register to port register | MOVRD | R#,DR#, <num></num> | R#:Register or Register group; DR#:Port Register or Register group; <num>:Font data length exchanged,0x00 means length is defined by R9 register. MOVRD R10,3,2</num> |
| port register to Register | MOVDR | DR#,R#, <num></num> | R#:register or register group; DR#:port register or register group; <num>:Font data length exchanged,0x00 means length is defined by R9 register. MOVDR 3,R10,2</num> |
| Exchange data between data variable | MOVXX | <num></num> | <num>:exchange (Word) length of data. <num> 0 means length is defined by R8:R9 register Origin variable address length is defined by R0:R1 register. Goal variable address is defined by R2:R3. When the distance between source address and target address is shorter than the length of moving data, the later length shall not longer than 32. MOVXX 100</num></num> |
| Registers Indexed Addressing | MOVA | | R2 stipulate origin address of register (group) R3 stipulate rule goal address of register (group) R9 stipulate data length exchanged,bytes. MOVA |

4.2 Computation Command

| Command Function | Code | Number | Description |
|-----------------------------|------|--|--|
| 32bit integers addition | ADD | R#A,R#B,R#C | C=A+B, A,B are 32bit integers, C is 64bit integer. e.g.: ADD R10, R20, R30 |
| 32bit integers subtraction | SUP | R#A,R#B,R#C | C=A-B, A,B are 32bit integers, C is 64bit integer. e.g.: SUB R10, R20, R30 |
| 64bit MAC for long integers | MAC | R#A,R#B,R#C | C=(A*B+C), A, B are 32bit integers, C is 64bit integer. e.g.: MAC R10, R20, R30 |
| 64bit integers division | DIV | R#A,R#B, <mo D></mo | A/B, A is quotient, B is reminder. A and B are 64bit register. <mod>: 0: The quotient will not be rounded. 1: The quotient WILL BE ROUNDED. e.g.: DIV R10, R20, 1</mod> |
| Expand Variable to 32bit | EXP | R#S,R#T, <mo D></mo | Expand the data in R#S to 32bit and save to R#T R#S: Source register(s) R#T: Target register <mod>: Data type of R#S. 0=8Bit unsigned;1=8bit signed 2=16bit unsigned;3=16bit integer e.g.: EXP R10, R20, 2</mod> |
| 32bit unsigned MAC | SMAC | R#A,R#B,R#C | C=A*B+C A and B are 16bit unsigned integer, C is 32bit unsigned integer. e.g.: SMAC R10, R20, R30 |
| Register self- increase | INC | R#, <mod>,<num ></num </mod> | R#=R#+NUM, unsigned self-increasing calculation <mod>: Data type of R#; 0=8bit;1=16bit e.g.: INC R10, 1,5</mod> |
| Register self-decrease | DEC | R#, <mod>,<n U M></n </mod> | R#=R#-NUM, unsigned self-decreasing calculation <mod>: Data type of R#; 0=8bit;1=16bit e.g.: DEC R10, 0,1</mod> |
| Square root count | SQRT | R#A,R#B | Count a 64 bit unsigned R#A 's Square root and reserve it into R#B. R#A:Reserve 8 Bytes unsigned; R#B:Reserve 4 Bytes unsigned result. e.g: SQRT R80,R90 |

4.3 Logic Operation Command

| Command Function | Code | Number | Description |
|-----------------------------|------|--|--|
| Logical Calculation: AND | AND | R#A,R#B, <nu M></nu | A=A AND B, Logical "AND" calculation for series of Registers. <num>: Data length of R#A, R#B in BYTES e.g.: AND R10, R20,1</num> |
| Logical Calculation: OR | OR | R#A,R#B, <nu M></nu | A=A OR B, Logical "OR" calculation for series of Registers. <num>: Data length of R#A, R#B in BYTES e.g.: OR R10, R20,1</num> |
| Logical Calculation: XOR | XOR | R#A,R#B, <nu M></nu | A=A XOR B, Logical "XOR" calculation for series of Registers. <num>: Data length of R#A, R#B in BYTES e.g.: XOR R10, R20,1</num> |
| Left ring move | SHL | R#, <num>,<bi T_NUM></bi </num> | Turn R#point <num> register left and ring move <bit_num>bit. eg :SHL R10,2,1</bit_num></num> |
| Right ring move | SHR | R#, <num>,<bi T_NUM></bi </num> | Turn R#point <num>register right and ring move<bit_num>bit. eg :SHR R10,2,1</bit_num></num> |

4.4 Data Processing Command

| Command Function | Code | Number | Description |
|--|------------|--|---|
| Sequence comparison | TESTS | R#A,R#B, <nu M></nu | Compare the values in R#A and R#B by sequence. If not match, return the current address of R#A to R0 register; If match, return 0x00 to R0 register. R#A: Starting register for register series A; R#B: Starting register for register series B; <num>: max length for data comparison. e.g.: TESTS R10, R20, 16</num> |
| Integer Linear Equation | ROOTL | | Calculate the Y value according to the given X value, which is a point on the line defined by (X0, Y0) and (X1, Y1) in 16bit integer. Input: X=R10, X0=R14, Y0=R16, X1=R18, Y1=R20 Output: Y=R12 e.g.: ROOTLE |
| ANSI CRC-16 | CRCA | R#S,R#T,R#N | Perform ANSI CRC-16 calculation on series of Registers. ANSI CRC-16(X16+X15+X2+1) R#S: Registers for Input R#T: Registers to hold the result, 16bit, LSB mode. R#N: Save the length for CRC byte data, 8bit e.g.: CRCA R10, R80, R9 |
| CCITT CRC-16 | CRCC | R#S,R#T,R#N | Perform CCITT CRC-16 calculation on series of Registers. CCITT CRC-16(X16+X12+X5+1) R#S: Registers for Input R#T: Registers to hold the result, 16bit, MSB mode. R#N: Save the length for CRC byte data, 8bit e.g.: CRCC R10, R80, R9 |
| HEX transfer ASCII String | HEXAS C | R#S,R#T, <mo D></mo | R#S: 32bit Integer needed transferring; R#T: ASCII string register group transferred; <mod>:Transfer mode,high 4bit is length of Integer bit,low 4bit is number of Decimal. ASCII string transferred with symbol,Right alignment,empty is filled with 0x20. To data 0x12345678, <mod>=0x62 transferred result is +054198.96 <mod>=0xF2 transferred result is +3054198.96 HEXASC R20,R30,0x62</mod></mod></mod> |
| Convert ASCII string to HEX characters | ASCHE X | R#S,R#T, <len< td=""><td>Convert ASCII String to signed 64 bit HEX data. R#S: Starting address for registers stored ASCII Strings R#T: A 64bits register to hold the output 64bit Hex data. <len>: The length for ASCII string, include sign bit and decimal point. 0x01-0x15. e.g.: ASCHEX R10, R80, 0x05</len></td></len<> | Convert ASCII String to signed 64 bit HEX data. R#S: Starting address for registers stored ASCII Strings R#T: A 64bits register to hold the output 64bit Hex data. <len>: The length for ASCII string, include sign bit and decimal point. 0x01-0x15. e.g.: ASCHEX R10, R80, 0x05</len> |
| Algorithm deal | MATH | <math_id></math_id> | transfer standard data-processing algorithm. <math_id>:Algorithm type transferred (1) MATH_ID=0x00 forecast result R0:R1= VP pointer location that reserve Historical record data ,storage related to (x,y) order. Both are 16bit Integer. R2= data length of Historical record,0x02-0xFF. R3:R4=input X value,16bit Integer. R5:R6=output Y value (forecast result) . e.g:MATH 0,R20,R30</math_id> |

4.5 Process Controlling Command

| Command Function | Code | Number | Description |
|---|------|--|--|
| None | NOP | | None of operation NOP |
| Conditional bit jump | JB | R#, <bit>,<tab ></tab </bit> | Evaluate the <bit> in R# register. If 1, jump to <num>; if 0, proceed to next instruction. R#: The register contains data to be evaluated. <bit>: the index of the bit to be evaluated. 0x00-0x0F (MSB). <num>: Jump position control. No.7 control the direction: 1 = forward; 0=backward; result for NUM&0x7F indicates the number of instructions to jump. e.g.: JB R10, 15,TEST1 NOP TEST1: ADD R8,R12, R16</br></num></bit></num></bit> |
| Variable conditional jump (Not Equal) | CJNE | R#A,R#B, <ta B></ta | Compare the value of 2 8bit registers (R#A and R#B). If equal, proceed to next instruction; if not equal, jump to <num>. e.g.: TEST1: NOP INC R10, 0, 1 CJNE R10,R11, TEST1</num> |
| 16bit Integer conditional jump (Less than) | JS | R#A,R#B, <ta B></ta | Compare the value for 2 bit integer in R#A and R#B. If A>=B, proceed to next instruction; If A <b, <num="" jump="" to=""> e.g.: JS R10, R12, TEST1 NOP TEST1: NOP</b,> |
| 16bit comparison, <jumping< td=""><td>JU</td><td>R#A,R#B,<ta B></ta </td><td>Compare A 、B 16bit the unsigned ,A>=B carry out next command,A<b +="" -127="" commands.="" ju="" jumping="" jumping,range="" nop="" of="" r10,r12,test1="" td="" test1:nop<=""></td></jumping<> | JU | R#A,R#B, <ta B></ta | Compare A 、B 16bit the unsigned ,A>=B carry out next command,A <b +="" -127="" commands.="" ju="" jumping="" jumping,range="" nop="" of="" r10,r12,test1="" td="" test1:nop<=""> |
| Value conditional jump (Number and Variable) | JJNE | R#, <inst>,<t AB ></t </inst> | Compare the value in 8 bit Register and a instant Number <inst>. If equal, process to next instruction; if not equal, jump to <num>. e.g.: IJNE R10, 100, TEST1 NOP TEST1: NOP</num></inst> |
| Decrements> 0 jumping | DJNZ | R#, <num>,<t AB ></t </num> | R#is 16bit ,Every count R#=R#- <num>,if R#> 0 jumping, In contrast,carry out next command,range of jumping +/-127 commands. TEST1:NOP DJNZ R10,1,TEST1</num> |
| Return | RET | | Return to main program by calling this function in sub- program. e.g.: RET |
| Interrupt program return | REIT | | Interrupt program and return. RETI |
| Call sub-function | CALL | <pc></pc> | Call sub-program in position of program counter(Maximum support 32 levels of Program Nesting) e.g.: CALL TEST |
| Direct Jump | GOTO | <pc></pc> | <mod>=0x00: Jump to <pch:l> <mod>=0x01: Relatively Jump to (PC+1+<pch:l>) <mod>=0x02: Relatively Jump to (PC+1-<pch:l>) <pch:l>=0xFFFF indicates the value is in R0:R1 e.g.: GOTO TEST1 NOP TEST1: NOP</pch:l></pch:l></mod></pch:l></mod></pch:l></mod> |
| Program end | END | | DWIN OS program over command After carry out this command, PC pointer Reset to 0x1000 ,run again.same as software reset. END |

Notice:

Interrupting program should apply GOTO, RETI command.

Subprogram calling must use CALL and RET command in Pairs, transferring program with GOTO and RET command will result in abnormal Stack overflow

4.6 Peripheral Operation Command

| Command Function | Code | Number | Description |
|----------------------|------------|-------------------------------------|---|
| Serial setting | COMSE T | <mode r#="">,< BS></mode> | Set serial port mode: <mode>: high 4bit choose serial port needed to be set,3=UART3 5=UART5 low 4bit choice mode. 0x*0=N81,0x*1=E81,0x*2=O81,0x*3=N82 mode. <bs>: Baud rate setting value,2Bytes. Setting value=6451200/ set Baud rate. To UART3,range of setting value=1-1023,lowest Baud rate 15.3kbps. To UART4-UART5,Setting value= 25804800/ set ,range of setting value 1-65535 Corresponding UART transceiver buffer will be cleared during each setting procedure. If<bs>=0x0000, then<mode>will be register pointer, pointing 3 registers, in sequence corresponded to<mode>,<bs> value. COMSET 0x30,136</bs></mode></mode></bs></bs></mode> |
| Serial send | COMTX D | <com>,R#S,R # N</com> | Dispatching data to specified port. <com>: choose port, 0-2 no support 3=UART3 5=UART5 R#S: data register group to be sent. R#N:bytes register to be sent,8bit,register data 0x00 refers to sending 256 Bytes data. COMTXD 3,R10,R9</com> |
| Check COM_Rx_FIFO | RDXLE N | <com>,R#</com> | Returning to COM, receiving buffer area (FIFO) and data bytes length (0-255) to R# register, 0x00 refers to no data. <com>: choose port, 0-2 no support 3=UART3 5=UART5 RDXLEN 3,R10</com> |
| Read COM_Rx_FIFO | RDXDA T | <com>,R#A,R #B</com> | Receiving buffer (FIFO) from COM, then reading R#B bytes (01-255) to R#A register. <com>: choose serial port, 0-2 no support,3=UART3 5=UART5 RDXDAT 3,R11,R10</com> |

| Direct serial transmit | COMTXI | <com>,R#,<n UM></n </com> | <num> register content with R# points sends to COM. <com>: choose serial port, 0-2 no support,3=UART3 5=UART5 COMTXI 3,R20,16 <type>: hardware type choice,just low 7bit effective. TYPE.7=0 refers to D1、D0 as immediate values.</type></com></num> |
|------------------------|------------|--|---|
| Hardware setting | CONFIG | <type>,<d1 <br="">R#>,<d0></d0></d1></type> | TYPE.7=1 refers to D1will be register pointer, pointing 2 registers, in sequence corresponded to <d1><d0> value. 0x00: Setting I/O port mode. D1 chooses IO port,0x00-0x02 corresponds P0-P2, among them P0.7-P0.0 corresponds IO7-IO0 P1.7-P1.0 corresponds IO15-IO8 P2.1-P2.0 corresponds IO17-IO16 D0 is corresponded setting value. D0.X=1 as output (Push-Pull) D0.X=0 as input (Open Drain) 0x01: Setting timer. D1 chooses timer, and 0x02-0x03 corresponds T2, T3. D0 sets timer datum, unit as 1ms, 0x00 refers to 256. 0x02: LIB code loading. As variable space address, D1: D0 should be even. Loading to code space starting as 0x0000, adopting CALL 0x0000 to transfer. 0x03: DWIN OS code loading. As variable space address, D1: D0 should be even. Loading to code space starting as 0x0000. Loading code should be encrypted in advance by DWIN specialized tool, loading time as about 200uS. CONFIG 0,0,0x0F</d0></d1> |
| IO operation:output | OUTPU T | <p#>,<mod>, R# /<out></out></mod></p#> | Outputting to a specified IO port (8bit or 1bit). <p#>: serial number of IO port. 0x00-0x02 corresponds P0-P2. <mod>: outputting mode</mod></p#> |
| IO operation:input | INPUT | <p#>,<mod>,R #</mod></p#> | 0x00=8 bit output, output as immediate number <out>. 0x01=8 bit output, output is R# specified value. 0x*2=output R#.0, then put R# right ring shift once, <mod> high 4bit as IO position. 0x*3=output R#.7, then put R# left ring shift once, <mod> high 4bit as IO position. OUTPUT 0,0,0x55; P0 (IO7-IO0) port outputs 01010101 OUTPUT 1,0x32,R2; R2.0 outputs to IO11, and R2 right ring shift once. Read content of specified IO port (8bit or 1bit) to register. <p#>: serial number of IO port, 0x00-0x02 corresponds P0-P2. <mod>: Inputting mode 0x00=8 bit parallel inputting. 0x*2= R# right ring move once, reading R#.7, <mod> high 4bit as IO position. 0x*3= R# left ring move once, read R#.0, <mod> high 4bit as IO position. R#: register ID that IO port data read.</mod></mod></mod></p#></mod></mod></out> |

5 Appendix Revision Record

| Date | Content revision |
|------------|--|
| 2017.04.22 | Publishing at the first time. |
| 2017.04.24 | Complementing description of common part of system variable port 0x000-0x000F |
| 2017.06.26 | Adding GUI CPU setting to UART2 Baud rate. Adding system status register and definition of Carry mark CY,which helps extend of next mathematics and Logical bit operations. COMSET,CONFIG command add register operation |
| 2017.07.27 | Adding timer T0-T2 interrupting. Adding function of input count and timing scan output of IO. |
| 2017.09.02 | Adding support of DGUS II UART2 touch variable Automatic upload. |
| 2017.10.21 | Adding IO6,IO7 Lower edge time catching function |
| 2018.01.06 | Correcting BUG of UART4-UART7 and Full duplex work complicatedly |
| 2018.01.30 | Adding DGUS screen Automatic uploading function Control bit (DR1.6) |
| 2021.11.25 | English version |
| 2022.05.18 | Format revision |

If there is any question when using this file or DWIN product, or willing to know more about DWIN product news, feel free to contact us:

Hotline:86-4000189008

Website:www.dwin-global.com