
ASIC教材 Chapter9 SOC DRC&LVS

高雄第一科技大學 電子工程系 B510實驗室



- Add Bonding Pad
- Stream Out GDS
- DRC&LVS

• 儲存最後的DEF資訊,加入final區別。






• 重新計算Bonding資訊

```
終端機
                                                                                          _ _ ×
 檔案(\underline{F}) 編輯(\underline{F}) 檢視(\underline{V}) 搜尋(\underline{S}) 終端機(\underline{T}) 求助(\underline{H})
b510-175:/home/klsdf/cnt_soc$perl add
addbond.cmd
                               addIoFiller.cmd
addbonding for t18 v3.pl* addRouteBlk.cmd
b510-175:/home/klsdf/cnt_soc$perl addb
addbond.cmd
                               addbonding for t18 v3.pl*
b510-175:/home/klsdf/cnt soc$perl addbonding for t18 v3.pl cnt chipfinal.def
```


• Encounter打入source addbond.cmd

```
終端機
                                                                          _ _ X
檔案(\underline{F}) 編輯(\underline{F}) 檢視(\underline{V}) 搜尋(\underline{S}) 終端機(\underline{T}) 求助(\underline{H})
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
Topological Sorting (CPU = 0:00:00.0, MEM = 365.7M, InitMEM = 365.7M)
Start delay calculation (mem=365.695M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=365.695M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 365.7M, InitMEM = 365.7M)
Start delay calculation (mem=365.695M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=365.695M 0)
*** CDM Built up (cpu=0:00:00.0 real=0:00:00.0 mem= 365.7M) ***
encounter 2> Writing DEF file 'cnt chipfinal.def', current time is Wed Dec 26 18
:29:26 2012 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'cnt chipfinal.def' is written, current time is Wed Dec 26 18:29:26 201
2 . . .
encounter 2> source addbond.cmd
```


• 可以看到pad加入新的元件



力□入IO VSS/VDD Power Label



>	cnt_cl	nip_netlistfinal.dc 💥		power.rpt	×	cnt_chip.ioc	×
		ion: 1					
2				_			
			NW	P	CORN	IER	
4	Pad:		N				
5	Pad:	PAD_CoreVSS1 PAD_CoreVDD1	N	P		LDGZ	
				P.	VDD1	LDGZ	
		IPAD_RST	N				
8		CODUEDA				150	
			NE	Р	CORN	IER	
		OPAD_OUT0	W				
		OPAD_OUT1					
		OPAD_OUT2	W				
14		OPAD_OUT3	W				
_		CORNER2	SW	D	CORN	IED	
		IPAD_NULL_PIN0		-	CURI	IEN	
		PAD_IOVDD1		D.	vnna	2DGZ	
		PAD IOVSS1				2DGZ	
		IPAD NULL PIN1			V 552	.002	
20		11 40 110 22 1 1111	5				
		CORNER3	SE	P	CORN	IER	
		IPAD_SCAN_EN					
		IPAD SCAN IN					
		IPAD_NULL_PIN2					
		OPAD_SCAN_OUT	Ε				



•在Encounter Terminal打 addCustomText

METAL5 IOVDD X Y 10 addCustomText


METAL5 IOVSS X Y 10 如上面方法沒

有跑出標籤則打

add_text -layer METAL5 -pt X Y -label IOVDD -height 1

add_text -layer METAL5 -pt X Y -label IOVSS -height 1

XY為上一頁讀到的座標




Stream Out GDS

- 將工作站上的streamout資料夾中的streamout.map與savegds.cmd 上傳到執行目錄,之後在Encounter Terminal打source savegds.cmd。
- Savegds.cmd內容如下

將drc_lvs上傳至工作站並把剛剛產生的gds放入此目錄後執行icfb,因為並不能確保Encounter所產生的繞線等符合製程所以需要做另外驗證,有錯則使用icfb做修正。





Virtuoso	o® Stream In _ □ ×
OK Cancel Defaults Apply	Help
User-Defined Data And Options User	r-Defined Data Options Set Fast Options
Template File Load Save Browse	I
Run Directory	.1
Input File	Browse
Top Cell Name	¥
Output	♦ Opus DB ◇ ASCII Dump ◇ TechFile
Library Name	P
ASCII Technology File Name	Browse
Scale UU/DBU	0.001000000
Units	♦ micron ◇ millimeter ◇ mil
Process Nice Value 0-20	0
Error Message File	PIPO. LOĞ Browse



Virtuoso	® Stream In [x
OK Cancel Defaults Apply		Help
User-Defined Data And Options User	- Defined Data Options Set Fast Option	ns
Template File Load Save Browse	I	
Run Directory	Ĭ	
Input File	Browse	
Top Cell Name	¥.	
Output	♦ Opus DB ◇ ASCII Dump ◇ TechFile	
Library Name	¥	
ASCII Technology File Name	:/0.18um_Virtuoso4.4.tf	
Scale UU/DBU	0.00100000 <u>°</u>	
Units	♦ micron ◇ millimeter ◇ mil	
Process Nice Value 0-20	0	
Error Message File	PIPO.LOĞ Browse	

	Unix Browser _ 🗆 🗆 🗙			_ 🗆 × Ì	
ок	Cancel	Apply	Open		Help
File					
cnt_c	hip.gds				
	/ (Go up one directory) cnt_chip.gds				
Current	Current Directory				
/home	/home/klsdf/cnt_soc/drc_lvs				


• 按ok後的Warring忽略

Virtuoso	® Stream In _ □ ×
OK Cancel Defaults Apply	Help
User-Defined Data And Options User-	-Defined Data Options Set Fast Options
Template File Load Save Browse	¥
Run Directory	**************************************
Input File	c/drc_lvs/cnt_chip.gds Browse
Top Cell Name	cnt_chipi_
Output	◆ Opus DB ◇ ASCII Dump ◇ TechFile
Library Name	cnt_chip
ASCII Technology File Name	:/0.18um_Wirtuoso4.4.tf Browse
Scale UU/DBU	0.00100000 <u>°</u>
Units	♦ micron ◇ millimeter ◇ mil
Process Nice Value 0-20	0
Error Message File	PIPO.LOĞ Browse


	STRMIN PopU	Message _ [- ×
e M	PIPO STRMIN (PID = ipc *** There were 0 error	1) completed successfull and 1 warning messages *	y!! **
	ок	Display Lo	og

	icfb - Log: /home/klsdf/CDS.log	-		×
File Tools Options		Help	1	
Open Import Export	ems, Inc. ***********************************			
Make Read Only Close Data Defragment Data	vices' SRules' Layers was renamed to lxExtractLayers for and 1 warning messages *** information, please check /home/klsdf/cnt_soc/drc_lvs/PIPO.LOG file. ipc:1) completed successfully, see log file './PIPO.LOG' for more details.			
I	J		>	1 2
mouse L:	M: R:			

		Open File		_	o x
OK Ca	ncel Defaults				Help
Library Name	US_8ths andILib	三」 點一下	Cell Names		
Cell Name	analogLib basic		Asize Asize_book Asize book c		
View Name	cnt_chip functional	選剛剛的Library	Asize_c Bsize		
	rfExamples rfLib		Bsize_c Csize Csize c		
Mode	◆ eart 🤝 ri	ead	Dsize Dsize_c		
Library path fi /home/klsdf	ile :/cnt_soc/drc_	lvs/cds.lib	Esize Esize_c Fsize		



• 可以看到Layout圖,如之後DRC LVS有錯可在此修正,但不在本課程的範圍



• 更改目錄下的CLM18_LM16_6M.28a_m.drc內容

```
CLM18 LM16 6M.28a m.drc 💥
UUI
 603 //#DEFINE CHECK_LATCHUP_BY_TEXT // Turn on to recognize IO PAD by following text
 604 VARIABLE PAD TEXT "?"
                                 // pin name of PAD
 605 VARIABLE VDD TEXT "AVDDBG" "AVDDR" "AVDWELL" "VDWELL" "VD33APST" "VDD5V" "TAVD33"
     "VD33PST" "AVDD" "TAVDD" "TAVD33PST" "TAVDDPST" "AVD33B" "VDD" "AVD33G" "DVDD" "AVDDG"
    "AVDDB" "VDDG" "VDDPST" "VD33REF" "VD33" "AVD33R" "VDDSA"
                                                                // pin name of VDD
 606 VARIABLE VSS TEXT "VSSPST" "AVS33R" "AVSSUB" "VSSREF" "VSSAPST" "VS33APST" "DVSS"
     "AVS33G" "AVSSBG" "TAVSS" "AVS33B" "AVSSB" "GND" "VSSG" "VSSUB" "VSS" "AVSS" "TAVSSPST"
     "AGND" "AVSSR" "AVSSG"
                             // pin name of VSS
 607
 608 #DEFINE CHECK LATCHUP BY PAD CONNECTION //Turn on to recognize recognize the MOS
    connected to I/O by connection
 609
 610
 611 //
 612 // ENVIRONMENT SETUP
 613 //-----
 614 PRECISION
 615 RESOLUTION 5 //Set layout grid check to 0.005
 616
 617 LAYOUT SYSTEM GDSII
 618 LAYOUT PATH "cnt chip.gds" | gds檔名
619 LAYOUT PRIMARY ["cnt_chip"] top cell name
 621 DRC RESULTS DATABASE "DRC RES.db"
 622 DRC SUMMARY REPORT "DRC.rep"
 623 DRC CHECK TEXT ALL
 624 DRC MAXIMUM RESULTS ALL
 625 //DRC INCREMENTAL CONNECT YES
 626
                        // For layout grid check. default grid value is resolution size
 627 FLAG OFFGRID YES
 628 FLAG ACUTE YES
 629 FLAG SKEW YES
 630 FLAG NONSIMPLE YES
 632 LAYOUT PROCESS BOX RECORD YES
 633
 634
```

• Terminal執行drc

calibre -drc CLM18_LM16_6M.28a_m.drc

```
終端機
                                                                          _ 🗆 ×
檔案(F) 編輯(E) 檢視(V) 搜尋(S) 終端機(T) 求助(H)
Cumulative POLYGON TOPOLOGICAL Time: CPU = 0
                                             REAL = 0
Cumulative POLYGON MEASUREMENT Time: CPU = 0 REAL = 0
Cumulative SIZE Time: CPU = 0 REAL = 0
Cumulative EDGE TOPOLOGICAL Time: CPU = 0 REAL = 0
Cumulative EDGE MEASUREMENT Time: CPU = 0 REAL = 0
Cumulative STAMP Time: CPU = 0 REAL = 0
Cumulative ONE-LAYER DRC Time: CPU = 0 REAL = 0
Cumulative TWO-LAYER DRC Time: CPU = 0 REAL = 0
Cumulative NET AREA (RATIO) Time: CPU = 0 REAL = 0
Cumulative DENSITY Time: CPU = 0 REAL = 0
Cumulative MISCELLANEOUS Time: CPU = 0 REAL = 0
Cumulative CONNECT Time: CPU = 0 REAL = 0
Cumulative RDB Time: CPU = 0 REAL = 0
-- CALIBRE::DRC-F EXECUTIVE MODULE COMPLETED. CPU TIME = 0 REAL TIME = 1
--- TOTAL RULECHECKS EXECUTED = 366
--- TOTAL RESULTS GENERATED = 6
-- DRC RESULTS DATABASE FILE = DRC RES.db (ASCII)
--- CALIBRE::DRC-F COMPLETED - Wed Dec 26 19:35:31 2012
--- TOTAL CPU TIME = 0 REAL TIME = 2
--- SUMMARY REPORT FILE = DRC.rep
                                              DRC結束
b510-175:/home/klsdf/cnt soc/drc lvs$
```

• 觀看DRC.rep ,圖中這幾個DRC ERROR指的是Metal 及Poly的 density不足,可以不必理會,如有其他的就需要修正。

DRC.rep (~/cnt	z_soc/drc_lvs) - gedit 🗆 🗴
檔案(<u>F</u>) 編輯(<u>E</u>) 檢視(<u>V</u>) 搜尋(<u>S</u>) 工具(<u>T</u>) 文件(<u>D</u>)	求助(<u>H</u>)
□ 開格 □ 儲存 □ □ □ □ □ □	
□ DRC.rep ※	
	TUTAL RESULT COUNT = 0
285 RULECHECK M5.E.2	
286 RULECHECK M5.A.1	
287 RULECHECK VIA1.S.2_Array1_2_3_4_5_M	
288 RULECHECK VIA1.S.3_Array1_2_3_4_M	
289 RULECHECK VIA2.S.3_Array2_3_4_5_M	
290 RULECHECK VIA1.S.4_Array1_2_3_M	
291 RULECHECK VIA2.S.4_Array2_3_4_M	TOTAL Result Count = 0
292 RULECHECK VIA3.S.4_Array3_4_5_M	
293 RULECHECK VIA1.S.5_Array1_2_M	
294 RULECHECK VIA2.S.5_Array2_3_M	
295 RULECHECK VIA3.S.5_Array3_4_M	
296 RULECHECK VIA4.S.5_Array4_5_M	
298 RULECHECK VIA5.W.1	
299 RULECHECK VIAS.E.1	
300 RULECHECK VIAS.E.1	
301 RULECHECK NO.IND.PO.R.3	
302 RULECHECK NO.IND.M1.R.1	
303 RULECHECK NO.IND.M2.R.1	
304 RULECHECK NO.IND.M3.R.1	
305 RULECHECK NO.IND.M4.R.1	
306 RULECHECK NO.IND.M5.R.1	
307 RULECHECK ADP.R.OA	
308 RULECHECK ADP.R.OB	
309 RULECHECK ADP.R.OC	
310 RULECHECK ADP.S.1 VIA1	
311 RULECHECK ADP.S.1 VIA2	
312 RULECHECK ADP.S.1 VIA3	
313 RULECHECK ADP.S.1 VIA4	
314 RULECHECK ADP.S.1 VIA5	
315 RULECHECK ADP.S.1 VIAD	
316 RULECHECK ADP.C.1 V1 V2	
317 RULECHECK ADP.C.1 V2 V3	
318 RULECHECK ADP.C.1 V3 V4	
319 RULECHECK ADP.C.2 V4 V5	
320 RULECHECK ADP.C.2 V5 VD	
321 RULECHECK ADP.E.1 V1 M1	
322 RULECHECK ADP.E.1 V1 M2	
323 RULECHECK ADP.E.1_V2_M2	
DO A DIVI FOUR ON A D.D. F. A. VO. M.D.	# # # # # # # # # # # # # # # # # # #
	純文字 ~ Tab 字元寬度: 8 ~ 第 308 行第 63 字 插入

- 將Verilog Netlist File轉成Spice格式才能做lvs
- 將之前encounter的netlistfinal的.v檔放入此資料夾後打入以下指令
- v2lvs –v netlistfinalname.v –l tsmc18_lvs.v –l tpz973gv_lvs.v –s tsmc18_lvs.spi –s tpz973gv_lvs.spi –o outputfilename.spi –s1 VDD –s0 VSS

```
檔案(\underline{F}) 編輯(\underline{F}) 檢視(\underline{V}) 搜尋(\underline{S}) 終端機(\underline{T}) 求助(\underline{H})
b510-175:/home/klsdf/cnt soc/drc lvs$v2lvs -v cnt chipfinal.v -l tsmc18 lvs.v
l tpz973qv lvs.v -s tsmc18 lvs.spi -s tpz973qv lvs.spi -o cnt chip.spi -s1 VDD
WARNING: This Linux release is not supported for use with Calibre products.
CentOS release 6.3 (Final)
// v2lvs v2010.4 26.16
                            Wed Dec 8 17:18:26 PST 2010
// Copyright (c) 1992, 1993 Regents of the University of California
           All rights reserved.
11
//
                Copyright Mentor Graphics Corporation 1996-2010
                                 All Rights Reserved.
           THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
               WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION
                 OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
   Mentor Graphics software executing under i386 Linux
// calibrepvs s license acquired.
    v2lvs authorized.
Info: Creating Library Database ...
Info: Creating Library Database ...
Info: Creating Design Database ...
Info: Converting Design ...
                                        轉換完成
b510-175:/home/klsdf/cnt soc/drc lvs$
```



• 修改目錄下的Calibre.lvs

```
Calibre.lvs 💥
Calibre.lvs 💥
                                                                            4664 LVS BOX PRD12SDGZ
        VANTABLE
                   PITT CA 1.023
                                               пішсар жіев сар.
                                                                           4665 LVS BOX PRD16DGZ
388
       VARIABLE
                   MIM CF . 2425
                                           // Mimcap Perimeter Cap
                                                                            4666 LVS BOX PRD16SDGZ
389
       VARIABLE
                   MIM CA 2P0 1.955
                                          // Mimcap 2p0 Area Cap.
                                                                            4667 LVS BOX PRD24DGZ
390
       VARIABLE
                   MIM CF 2P0 .27
                                           // Mimcap 2p0 Perimeter Cap
                                                                            4668 LVS BOX PRD24SDGZ
391
                                                                            4669 LVS BOX PRDW08DGZ
392
393 //#load table rsf cal // load table values here
                                                                           4670 LVS BOX PRDW12DGZ
                                                                            4671 LVS BOX PRDW16DGZ
394
395 LVS HEAP DIRECTORY "/tmp"
                                                                            4672 LVS BOX PRDW24DGZ
396 //#DEFINE CAP 2P0
                                                                           4673 LVS BOX PRO08CDG
397
                                                                            4674 LVS BOX PR012CDG
398 //#DEFINE extract dnwdio
                                                                           4675 LVS BOX PR016CDG
399 //#DEFINE ACCURACY
                                                                            4676 LVS BOX PR024CDG
                                                                            4677 LVS BOX PRT08DGZ
401 #IFDEF RC DECK
                                                                           4678 LVS BOX PRT12DGZ
402 #DEFINE ACCURACY
                                                                            4679 LVS BOX PRT16DGZ
403 #ENDIF
                                                                           4680 LVS BOX PRT24DGZ
404_
                                                                           4681 LVS BOX PRU08DGZ
405 LAYOUT CASE YES 新增
                                                                           4682 LVS BOX PRU08SDGZ
406 LAYOUT PRIMARY "cnt_chip" Top Cell Name
                                                                           4683 LVS BOX PRU12DGZ
407 LAYOUT PATH "cnt_chip.gds" GDS FileName
                                                                            4684 LVS BOX PRU12SDGZ
408 LAYOUT SYSTEM GDSII
                                                                            4685 LVS BOX PRU16DGZ
409 //LAYOUT PATH "layout.net"
                                                                            4686 LVS BOX PRU16SDGZ
410 //LAYOUT SYSTEM SPICE
                                                                            4687 LVS BOX PRU24DGZ
411 SOURCE CASE YES 新增
                                                                            4688 LVS BOX PRU24SDGZ
412 SOURCE PRIMARY "cnt_chip" Top Cell Name
                                                                            4689 LVS BOX PRUW08DGZ
413 SOURCE PATH "cnt_chip.spi" 副副轉出來的spi檔名
                                                                            4690 LVS BOX PRUW12DGZ
414 SOURCE SYSTEM SPICE
                                                                            4691 LVS BOX PRUW16DGZ
                                                                            4692 LVS BOX PRUW24DGZ
416 DRC RESULTS DATABASE "calibre drc.db" ASCII // ASCII or GDSII
                                                                           4693 //LVS BOX PVDD1ANA
417 DRC SUMMARY REPORT "calibre drc.sum"
                                                                           4694 //LVS BOX
                                                                           4695 //LVS BOX
                                                                                           PVDD2ANA
419 ERC RESULTS DATABASE "calibre erc.db" ASCII
420 ERC SUMMARY REPORT "calibre erc.sum"
                                                                           4696 //LVS BOX
                                                                                           PVDD2DGZ
                                                                                                        全部註解
                                                                            4697 //LVS BOX
                                                                                           PVDD2P0C
421
422 LVS REPORT "lvs.rep"
                                                                            4698 //LVS BOX
                                                                                           PVSS1ANA
                                                                            4699 //LVS BOX
423 LVS REPORT MAXIMUM 1000 // ALL
                                                                           4700 //LVS BOX
                                                                                           PVSS2ANA
425 #IFDEF RC DECK
                                                                           4701 //LVS BOX PVSS2DGZ
                                                                           4702 //LVS BOX PVSS3DGZ
```

- 執行lvs
- calibre -lvs -spice spicefilename.spi -hier -auto Calibre.lvs

```
_ _ ×
檔案(\underline{F}) 編輯(\underline{F}) 檢視(\underline{V}) 搜尋(\underline{S}) 終端機(\underline{T}) 求助(\underline{H})
VHEAP = 4/17/18 MALLOC = 36/36/36 ELAPSED TIME = 2
--- CALIBRE::LVS/xRC COMPLETED - Wed Dec 26 19:57:15 2012
--- TOTAL CPU TIME = 0 REAL TIME = 0 LVHEAP = 4/17/18 MALLOC = 36/36/36 ELAP
SED TIME = 2
--- XDB CROSS REFERENCE DATABASE = svdb/cnt chip.xdb
--- ERC PATHCHK RESULTS DATABASE = svdb/cnt chip.pathchk.erc
--- ERC PATHCHK REPORT = svdb/cnt chip.pathchk.rep
--- SPICE NETLIST FILE = cnt chip.spi
--- CIRCUIT EXTRACTION REPORT FILE = lvs.rep.ext
--- ERC PATHCHK RESULTS DATABASE = svdb/cnt chip.pathchk.erc
--- ERC PATHCHK REPORT = svdb/cnt chip.pathchk.rep
--- PERSISTENT HIERARCHICAL DATABASE(PHDB) = svdb/cnt chip.phdb
--- QUERY DATABASE = svdb TOP CELL = cnt chip
--- TOTAL RULECHECKS EXECUTED = 9
--- TOTAL RESULTS GENERATED = 1 (1)
--- ERC RESULTS DATABASE FILE = calibre erc.db (ASCII)
--- ERC SUMMARY REPORT FILE = calibre erc.sum
--- GRAND TOTAL CPU TIME = 0 REAL TIME = 2 LVHEAP = 3/17/18 MALLOC = 36/36/36
  ELAPSED TIME = 2
                                          LVS結束
b510-175:/home/klsdf/cnt soc/drc lvs$
```

• 觀看lvs.rep,看到笑臉即驗證完成。

```
Calibre.lvs 💥
            lvs.rep 💥
1
2
3
                  5
                           CALIBRE
                                                           ##
                                          SYSTEM
                                                           ##
                              LVS REPORT
9
10
                  11
12
13
14 REPORT FILE NAME:
                         lvs.rep
                         cnt chip.spi ('cnt chip')
15 LAYOUT NAME:
                         cnt_chip.spi ('cnt_chip')
16 SOURCE NAME:
17 RULE FILE:
                         Calibre.lvs
18 HCELL FILE:
                         (-automatch)
                         Wed Dec 26 19:57:15 2012
19 CREATION TIME:
20 CURRENT DIRECTORY:
                         /home/klsdf/cnt soc/drc lvs
                         klsdf
21 USER NAME:
22 CALIBRE VERSION:
                         v2010.4 26.16 Wed Dec 8 17:14:51 PST 2010
23
24
25
26
                             OVERALL COMPARISON RESULTS
27
28
29
30
                               ####################
31
32
                                    CORRECT
33
34
                               ######################
35
36
37
    Warning: Ambiguity points were found and resolved arbitrarily.
38
    Warning: Source and layout refer to the same data.
```