



ASIC教材

Chapter3 Gate-Level模擬

高雄科技大學 電子工程系
B510實驗室

2021/1/29再編




目錄

- Gate-Level 模擬。
- Debussy 驗證。

Gate-Level 模擬

- 在剛剛的cnt_gate.v增加**timescale**，不然等等會跟製程檔案不同時間單位會無法模擬。



The screenshot shows a Verilog code editor window titled "cnt_gate.v (~ /DesignVision) - gedit". The code is a module named "cnt" with inputs "out", "clk", and "rst". It defines several signals and uses various logic blocks like JKFFRX4, DFFRHQX4, XOR2X1, CLKINVX2, ADDHX4, and CLKBUF8. A red arrow points to the first line of the code, which is the addition of the timescale: `1 `timescale 1ns/1ps`.

```
1 `timescale 1ns/1ps
2 module cnt ( out, clk, rst );
3     output [3:0] out;
4     input clk, rst;
5     wire n13, n14, n15, n16, N2, N3, N4, \add_8/carry[3], \add_8/carry[2],
6         n1, n4, n7, n8, n9, n11;
7
8     JKFFRX4 out_reg_0 ( .J(1'b1), .K(1'b1), .CK(clk), .RN(n1), .Q(n16), .QN(n4)
9         );
10    DFFRHQX4 out_reg_1 ( .D(N2), .CK(clk), .RN(n1), .Q(n15) );
11    DFFRHQX4 out_reg_2 ( .D(N3), .CK(clk), .RN(n1), .Q(n14) );
12    DFFRHQX4 out_reg_3 ( .D(n7), .CK(clk), .RN(n1), .Q(n13) );
13    XOR2X1 U5 ( .A(\add_8/carry[3]), .B(out[3]), .Y(N4) );
14    CLKINVX2 U6 ( .A(n15), .Y(n9) );
15    CLKINVX2 U7 ( .A(n14), .Y(n11) );
16    ADDHX4 U8 ( .A(out[2]), .B(\add_8/carry[2]), .C0(\add_8/carry[3]), .S(N3)
17        );
18    ADDHX4 U9 ( .A(out[1]), .B(n16), .C0(\add_8/carry[2]), .S(N2) );
19    CLKINVX8 U10 ( .A(n4), .Y(out[0]) );
20    CLKBUF8 U11 ( .A(n13), .Y(out[3]) );
21    CLKBUF8 U12 ( .A(n8), .Y(n7) );
22    CLKBUF8 U13 ( .A(N4), .Y(n8) );
23    INVX12 U14 ( .A(n9), .Y(out[1]) );
24    INVX12 U15 ( .A(n11), .Y(out[2]) );
25    CLKINVX8 U16 ( .A(rst), .Y(n1) );
26 endmodule
27
```

Gate-Level 模擬


- 新增一個cnt_gate_tb.v。
- \$sdf_annotate就是要將Chapter 2所產生的SDF匯入進行模擬。
第一個參數填入SDF的檔名，第二個為Instance Name。



```
1 `timescale 1ns/1ps
2 module cnt_tb();
3 wire [3:0] out;
4 reg clk, rst;
5 cnt c1(out, clk, rst);
6
7 initial begin
8     rst=0;
9     #1 rst=1;
10    #1 rst=0;
11    #10000 $finish;
12 end
13
14 initial begin
15     clk=0;
16     forever #5 clk=~clk; Clock Period照DV合成設定
17 end
18
19
20 initial begin 第二章自行設定的名稱
21     $sdf_annotate("cnt_gate.sdf", c1); 填入SDF要套用的Module Instance Name
22     $fsdbDumpfile("cnt_gate_tb.fsdb");
23     $fsdbDumpvars;
24 end
25
26 endmodule
27
28
29
```

Gate-Level 模擬

- 把教材中的tsmc18.v上傳到同一個目錄中，之後打入
ncverilog +access+r cnt_gate.v cnt_gate_tb.v tsmc18.v
將三個.v一起進行模擬。



```
终端機
檔案(F) 編輯(E) 檢視(V) 搜尋(S) 終端機(T) 求助(H)
*****
* WARNING -
* The simulator version is newer than the FSDB dumper version which
* may cause abnormal behavior. Please contact SpringSoft support at
* support@springsoft.com for assistance.
*****
*Novas* : Create FSDB file 'cnt_gate_tb.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : End of traversing.
Simulation complete via $finish(1) at time 10020 NS + 0
./cnt_gate_tb.v:10      #10000 $finish;
ncsim> exit
b510-175:/home/kl sdf/DesignVision$ls -la
.                  cnt_gate.v      debussyLog        novas.rc
..                 cnt_gate.v~    default.svf       sample.dc
.cadence           cnt_tb.fsdb    encounter.cmd     sample.dc~
CHIP syn.fsdb      cnt_tb.v      encounter.log     .synopsys_dc.setup
cnt_gate.sdf       cnt_tb.v~    filenames.log    test.dc
cnt_gate.sdf.X     cnt_tb.v.bak INCA_libs        test.dc~
cnt_gate_tb.fsdb   cnt.v        ncverilog.key    tsmc18.v
cnt_gate_tb.v      cnt.v~       ncverilog.log    verdiLog
cnt_gate_tb.v~    command.log  novas_dump.log
b510-175:/home/kl sdf/DesignVision$ncverilog +access+r cnt_gate.v cnt_gate_tb.v t
smc18.v
```



Gate-Level 模擬




```
cnt_gate_tb.v      cnt.v~      ncverilog.log  verdiLog
cnt_gate_tb.v~    command.log  novas_dump.log
b510-175:/home/kl sdf/DesignVision$ncverilog +access+r cnt_gate.v cnt_gate_tb.v t
smc18.v
ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
Loading snapshot worklib.cnt_tb:v ..... Done
*Novas* Loading libsscore_ius92.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Novas FSDB Dumper for IUS, Release 2010.10 (Linux) 10/01/2010
Copyright (C) 1996 - 2010 by SpringSoft, Inc.
*****
* WARNING -
* The simulator version is newer than the FSDB dumper version which
* may cause abnormal behavior. Please contact SpringSoft support at
* support@springsoft.com for assistance.
*****
*Novas* : Create FSDB file 'cnt_gate_tb.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : End of traversing.
Simulation complete via $finish(1) at time 10020 NS + 0
./cnt_gate_tb.v:10      #10000 $finish;
ncsim> exit
b510-175:/home/kl sdf/DesignVision$
```

模擬完成


Debussy 驗證



Debussy 驗證




Debussy 驗證




Debussy驗證


- 波形驗證(步驟請照Chapter1教的)




Debussy 驗證



Debussy 驗證



Debussy 驗證



Debussy 驗證

