°

ASIC教材

Chapter5 Innovus檔案載入

高雄科技大學電子工程系 B510實驗室


2018.07





目錄

在家目錄下新增一個cnt_soc資料夾,把第四章節所準備的.v.sdc.ioc檔放入這個資料夾後執行Innovus。










Design Import _ □ X		
← Netlist:		
Verilog		
Files: c	nt_gate_dft.v	
	Top Cell: Auto Assign By User: cnt_chip	
○ OA	填入自己所命名的	
Library:	Top Module Name	
Cell:	•	
View:		
Technology/Physical Libraries:		
● OA		
Reference Libraries:		
Abstract View Names:		
Layout View Names:		
○ LEF Files		
Floorplan		
IO Assignment File:		
Power		
Power Nets:		
Ground Nets:		
CPF File:		
Analysis Configuration		
MMMC View Definition File:		
	Create Analysis Configuration	
OK Save	e Load Cancel Help	


		Design Import □ ×	
- (Netlist:		
	Verilog		
	Files:	cnt_gate_dft.v	
		Top Cell: ○ Auto Assign ● By User: cnt_chip	
	○ OA		
	Library:		
	Cell:		
	View:		
ĺ	Technology/Physical Librarie	s:	
	○ OA		
	Reference Libraries:		
	Abstract View Names:		
1.	Layout View Names:		載入製成檔案
	LEF Files	c.lef /usr/techfile/CBDK_TSMC018_Arm_v4.0/CIC/SOCE/lef/antenna.le	
ĺ	Floorplan		
	IO Assignment File:	⊵	
	Power		
	Power Nets:		
	Ground Nets:		
	CPF File:	⊵	
	Analysis Configuration		
	MMMC View Definition File	:	
		Create Analysis Configuration	
	OK Sav	ve Cancel Help	




LEF檔案路徑在


/usr/techfile/CBDK_TSMC018_Arm_v4.0/CIC/SOCE/lef














新增Timing Library Set








Timing Library Files					
Timing Library File:	Add >>				
Timing Library Files:					
	Doloto				
	Delete				
	Close				


Timing Library 路徑在

/usr/techfile/CBDK_TSMC018_Arm_v4.0/CIC/SOCE/lib



SI Library 路徑在


/usr/techfile/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic




按OK新增。





重複以上步驟新增min。






新增CapTable






■ Add RC Corner	×
Name:	RC_Corner
Cap Table	C/SOCE/tsmc018.capTbl
Temperature:	
PreRoute Resistance Scale Factor:	1.0
PreRoute Cap Scale Factor:	1.0
PreRoute Clock Resistance Scale Factor:	0.0
PreRoute Clock Cap Scale Factor:	0.0
PostRoute Resistance Scale Factor:	1.0
PostRoute Cap Scale Factor:	1.0
PostRoute Xcap Scale Factor:	1.0
PostRoute Clock Resistance Scale Factor:	0.0
PostRoute Clock Cap Scale Factor:	0.0
QRC Technology File	
OK Apply	<u>C</u> lose <u>H</u> elp



按OK確認

Add RC Corner	_ □ X
Add RC Corner	
Name:	RC_Corner
Cap Table	C/SOCE/tsmc018.capTbl
Temperature:	
PreRoute Resistance Scale Factor:	1.0
PreRoute Cap Scale Factor:	1.0
PreRoute Clock Resistance Scale Factor:	0.0
PreRoute Clock Cap Scale Factor:	0.0
PostRoute Resistance Scale Factor:	1.0
PostRoute Cap Scale Factor:	1.0
PostRoute Xcap Scale Factor:	1.0
PostRoute Clock Resistance Scale Factor:	0.0
PostRoute Clock Cap Scale Factor:	0.0
QRC Technology File	/Firelce/icecaps_5lm.tch
OK Apply	<u>C</u> lose <u>H</u> elp




新增Delay_Corner_Max


Add Delay Corner _ □ ×					
Name: Delay_Corner_Max 1.					
Power Domain List		Туре			
default		On Chip Variation Single/BcWc			
		Attributes 2.			
		RC Corner: RC_Corner			
		Library Set: max			
		OpCond Lib:			
		OpCond:			
		IrDrop File:			
		Early			
	Add	Library Set:			
	Delete	OpCond Lib:			
		OpCond:			
		IrDrop File:			
		Late			
		Library Set:			
		OpCond Lib:			
		OpCond:			
		IrDrop File:			
3.					
<u>o</u> K	<u>A</u> pply	<u>C</u> lose <u>H</u> elp			

新增Delay_Corner_Min





滙入SDC File







第四章所給予的.sdc檔














再新增一個av_func_mode_min















為了不每次做新的設計都要重新設定,儲存剛剛Library設定。









載入成功





先儲存目前進度





關掉Innovus後重新載入剛剛的進度





看到已經回復剛剛做的進度,以後的章節請善用此功能確保做

的進度有存檔。

