### ASIC教材


#### **Chapter8 Innovus Routing**

高雄科技大學電子工程系 B510實驗室

2021/2/2再編

### 目錄

Routing
Add Filler
Add dummy Metal
PrimeTime PowerAnalysis




Timing Driven為 以Timing考量之Routing

Diodes為解決天線效應 ANTENNA為使用的 Diodes

SI Driven為在Routing 時同時考慮Cross talk





Report Timing: 先將Timing Mode改成onChipVariation。setAnalysisMode -analysisType onChipVariation -cppr both


-clockPropagation -cppr
innovus 1> setAnalysisMode -analysisType onChipVariation -cppr both

開啟模式: setDelayCalMode -SIAware true







#### **Report Timing**




#### 如果WNS為負需做Optimize



觀察HoldTime








Post Route Optimization

如果Setup&Hold Time的WNS都為正可不做此步




Post Route Optimization

如果Setup&Hold Time的WNS都為正可不做此步。

如只有Setup Time有問題照左圖,如果有Hold Time則右圖。








Add Filler	_ 🗆 🗙
Cell Name(s)	Select
Prefix FILLER	
Power Domain	Select
☐ Do DRC	
☐ Fit Gap	
☐ Mark Fixed	
☐ Fill Area Draw View Area	
lly	
urx ury	
OK Apply Mode Cancel	<u>H</u> elp


	Select Filler Cells	×
FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8	Cells List  FILL1 FILL2 FILL32 FILL4 FILL64 FILL8	
	3. Close	

Add Filler	_		×
Cell Name(s) 1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8	Se	lec	t
Prefix FILLER			
Power Domain	Se	lec	t)
☐ Do DRC			
☐ Fit Gap			
☐ Mark Fixed			
☐ Fill Area Draw View Area			
llx			
urx			
OK Apply Mode Cancel	<u>H</u> e	lp	


放大之後可以看到Core被Filler填滿





Wrify




```
u0652805@B510Server4:~/DesignVision/cnt4
                                                                      _ - ×
檔案(F) 編輯(E) 檢視(V) 搜尋(S) 終端機(T) 求助(H)
 VERIFY GEOMETRY ..... Creating Sub-Areas
                ..... bin size: 7040
 VERIFY GEOMETRY ..... SubArea : 1 of 1
 VERIFY GEOMETRY ..... Cells
                                   : 0 Viols.
                                   : O Viols.
 VERIFY GEOMETRY ..... SameNet
 VERIFY GEOMETRY ..... Wiring
                                   : O Viols.
 VERIFY GEOMETRY ..... Antenna : O Viols.
 VERIFY GEOMETRY ..... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary
 Cells
 SameNet
 Wiring
 Antenna
 Short
          : 0
 Overlap
          : 0
End Summary
 Verification Complete: O Viols. O Wrngs.
*********End: VERIFY GEOMETRY*******
*** verify geometry (CPU: 0:00:00.1 MEM: 55.8M)
innovus 4> setMetalFill -layer METAL1 -opcActiveSpacing 0.230 -maxDensity 50
```











可看到Dummy Metal已填滿



Verify 這三個直接按ok後 確認無Viols即可






```
u0652805@B510Server4:~/DesignVision/cnt4
                                                                       _ D X
檔案(F) 編輯(E) 檢視(V) 搜尋(S) 終端機(T) 求助(H)
 VERIFY GEOMETRY ..... Creating Sub-Areas
               ..... bin size: 7040
 VERIFY GEOMETRY ..... SubArea : 1 of 1
                                 : O Viols.
 VERIFY GEOMETRY ..... Cells
 VERIFY GEOMETRY ..... SameNet
                                   : O Viols.
 VERIFY GEOMETRY ..... Wiring
                                   : 0 Viols.
 VERIFY GEOMETRY ..... Antenna
                                   : 0 Viols.
 VERIFY GEOMETRY ..... Sub-Area: 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
 Čells
            : 0
 SameNet
            : 0
            : 0
 Wiring
           : 0
 Antenna
 Short
            : 0
 Overlap
            : 0
End Summary
 Verification Complete: 0 Viols, 0 Wrngs.
**********End: VERTEY GEOMETRY*******
*** verify geometry (CPU: 0:00:00.1 MEM: 0.0M)
innovus 4> VERIFY_CONNECTIVITY use new engine.
```

u0652805@B510Server4:~/DesignVision/cnt4 \_ 🗆 🗙 u0652805@B510Server4:~/DesignVision/cnt4 \_ 🗆 X 檔案(F) 編輯(E) 檢視(V) 搜尋(S) 終端機(T) 求助(H) 檔案(F) 編輯(E) 檢視(V) 搜尋(S) 終端機(T) 求助(H) Design Boundary: (0.0000, 0.0000) (490.0000, 490.0000) \*\*\* verify geometry (CPU: 0:00:00.1 MEM: 0.0M) Error Limit = 1000; Warning Limit = 50 Check all nets innovus 4> VERIFY\_CONNECTIVITY use new engine. Begin Summary \*\*\*\*\*\* Start: VERIFY CONNECTIVITY \*\*\*\*\*\* Found no problems or warnings. Start Time: Tue Dec 18 16:05:12 2018 End Summary Design Name: cnt4 chip End Time: Tue Dec 18 16:05:12 2018 Database Units: 2000 Design Boundary: (0.0000, 0.0000) (490.0000, 490.0000) Time Elapsed: 0:00:00.0 Error Limit = 1000; Warning Limit = 50 \*\*\*\*\*\* End: VERIFY CONNECTIVITY \*\*\*\*\*\* Check all nets Verification Complete: O Viols. O Wrngs. (CPU Time: 0:00:00.0 MEM: 0.000M) Begin Summary Found no problems or warnings. innovus 4> End Summary \*\*\*\*\*\* START VERIFY ANTENNA \*\*\*\*\*\* Report File: cnt4\_chip.antenna.rpt End Time: Tue Dec 18 16:05:12 2018 LEF Macro File: cnt4\_chip.antenna.lef Time Elapsed: 0:00:00.0 Verification Complete: O Violations \*\*\*\*\*\* DONE VERIFY ANTENNA \*\*\*\*\*\*\* \*\*\*\*\*\* End: VERIFY CONNECTIVITY \*\*\*\*\*\* (CPU Time: 0:00:00.0 MEM: 0.000M) Verification Complete: 0 Viols. 0 Wrngs. (CPU Time: 0:00:00.0 MEM: 0.000M) innovus 4>

做完上述Routing等動作後,已趨近完成階段,做最後一次的 Power分析是最接近真實電路的狀況。先儲存Netlist,檔名加 Final區別。





儲存SDF,複製Chap7的savesdf.cmd,將儲存檔名多加final並修改內容如下,並直接用Innovus打source savesdffinal.cmd

```
setAnalysisMode -analysisType bcwc
write sdf -max view av func mode max \
         -min view av func mode min \
        -edges noedge -splitsetuphold -remashold -splitrecrem \
        -min period edges none cnt chipfinal.sdf
                 u0652805@B510Server4:~/DesignVision/cnt4
檔案(F) 編輯(E) 檢視(V) 搜尋(S) 終端機(T) 求助(H)
Begin Summary
  Found no problems or warnings.
End Summary
End Time: Tue Dec 18 16:05:12 2018
Time Elapsed: 0:00:00.0
****** End: VERIFY CONNECTIVITY ******
 Verification Complete: O Viols. O Wrngs.
 (CPU Time: 0:00:00.0 MEM: 0.000M)
innovus 4>
***** START VERIFY ANTENNA ******
Report File: cnt4 chip antenna rpt
LEF Macro File: cnt4_chip.antenna.lef
Verification Complete: O Violations
****** DONE VERIFY ANTENNA ******
(CPU Time: 0:00:00.0 MEM: 0.000M)
innovus 4>
innovus 4> source sa
savesdf.cmd savesdf.cmd savesdffinal.cmd
innovus 4> source savesdffinal.cmd
```

複製Chap7的Testbench只改dumpfile與sdf\_annotate另存為cnt\_chip\_netlistfinal\_tb.v

```
cnt_chip_netlistfinal_tb.v (~/cnt_soc/vcdfinal) - gedit
檔案(F) 編輯(E) 檢視(V) 搜尋(S) 工具(T) 文件(D) 求助(H)
     🛄 開啓 🗸 👲 儲存
cnt chip netlistfinal tb.v 🗶
 1 'timescale 1ns/1ps
 2 module cnt chip tb(pad out,pad clk,pad rst,pad scan en,pad scan in,pad scan out,pad nullpin);
 4 output [3:0] pad_out;
 5 output reg pad clk;
 6 output reg pad rst;
 7 output reg pad_scan_en;
 8 output reg pad scan in;
 9 output pad scan out;
10 output reg [2:0] pad_nullpin;
12 cnt chip m1(pad out,pad clk,pad rst,pad scan en,pad scan in,pad scan out,pad nullpin);
14 initial begin
15
           pad scan en=0;
16
          pad_scan_in=0;
17
          pad nullpin=0;
18 end
20 initial begin
           pad_rst=0;
           #10 pad_rst=1;
22
23
          #10 pad rst=0:
24
          #2000 $finish;
25 end
27 initial begin
           pad_clk=0;
28
29
           forever #5 pad clk=~pad clk:
30 end
31 initial begin
          $dumpfile("cnt chip netlistfinal.vcd");
33
34
          $sdf annotate("cnt chipfinal.sdf", m1);
35 end
36
38 endmodule
正在儲存檔案'/home/klsdf/cnt_soc/vcdfinal/cnt_chip_netl... Verilog V Tab 字元寬度: 8 V 第 32 行第 48 字
                                                                                            插入
```


新增一個vcdfinal的資料夾確認有以下檔案後,照Chap7 p31所教的產生vcd



PrimeTime DC File,至工作站的pt資料夾下抓取下來修改。

```
1 set designer "SOC"
 2 set company "VLSIDA Lab."
 4 set lib base /cad/techfile
 6 #/*TSMC018 1p6m*/
7 set search path "/usr/techfile/CBDK TSMC018 Arm v3.2/CIC/SynopsysDC/db $search_path"
8 set link library "* slow.db fast.db tpz973gvwc.db tpz973gvbc.db"
9 set target library "slow.db fast.db"
12 set power enable analysis TRUE
13 set power analysis mode time based
                                          主程式netlist
15 read verilog ./cnt chip netlistfinal.v
16 current design cnt chip
17 link
19 # -strip path [testbench name] / [include module name] [vcd name]
20 read vcd -strip path cnt chip tb/ml ./cnt chip netlistfinal.vcd
21
                              TestBench裡Module與Intance Name與VCD檔名
23 set power analysis options -waveform format fsdb -waveform output pwr -waveform interval 1
24 update power
26 redirect -bg -file power.rpt {report power -hierarchy}
27 report power
```

在Terminal打pt執行PrimeTime並載入dc



載入成功後就可以在Terminal看到power資訊

E		終端機				_ = ×
檔案( <u>F</u> ) 編輯( <u>E</u> ) 檢視( <u>V</u> )	搜尋( <u>S</u> ) 終端	機( <u>T</u> ) 求助( <u>H</u>	)			
Power Group	Internal Power	Switching Power		Total Power	( %)	Attrs
io_pad memory black_box clock_network register combinational sequential	0.0000 0.0000 0.0000 0.0000 0.0000 0.0000	0.0000 0.0000 0.0000 0.0000 0.0000	0.0000 0.0000 0.0000 0.0000 1.828e-08	0.0000	( 0.00%) ( 0.00%) ( 0.00%) ( 0.00%) ( 11.82%)	i
Net Switching Power Cell Internal Power Cell Leakage Power Total Power	= 0.000 = 1.547e-0	0 (0.00%	)			
X Transition Power Glitching Power	= 0.000 = 0.000					
Peak Power Peak Time pt_shell>	= 1.547e-0 =	7 0				=

目錄下有power.rpt用gedit打開觀看細部power資訊

```
1 [457] Start Time: Wed Dec 26 18:18:52 2012
 4 Report : Time Based Power
         -hierarchy
 6 Design : cnt chip
 7 Version: E-2010.12-SP3-1
 8 Date : Wed Dec 26 18:18:52 2012
10
11
12
                                   Switch
                                                   Leak
                                                            Total
14 Hierarchy
                                                            Power
16 cnt chip
                                      0.000
                                              0.000 1.55e-07 1.55e-07 100.0
   k1 (cnt)
                                      0.000
                                              0.000 2.56e-08 2.56e-08 16.5
18
19
                                   Peak
                                           Peak
                                                         Glitch
                                                                 X-tran
21 Hierarchy
                                           Time
                                                                 Power
                                                        0.000
23 cnt chip
                                                0-1
                                   1.55e-07
                                                                    0.000
24 k1 (cnt)
                                   2.56e-08
                                                0-1 0.000
                                                                    0.000
25 [457] Finish Time: Wed Dec 26 18:18:52 2012
26
```