### ASIC教材

Chapter3 Gate-Level模擬


高雄科技大學電子工程系 B510實驗室

2021/1/29再編

## 目錄

- Gate-Level 模擬。
- Debussy驗證。

在剛剛的cnt\_gate.v增加timescale,不然等等會跟製程檔案不同時間單位會無法模擬。




- 新增一個cnt\_gate\_tb.v。
- \$sdf\_annotate就是要把Chapter 2所產生的SDF匯入進行模擬。 第一個參數填入SDF的檔名,第二個為Instance Name。


```
1 `timescale 1ns/1ps
2 module cnt tb();
3 wire [3:0] out;
4 reg clk, rst;
 5 cnt(c1)(out, clk, rst);
 7 initial begin
     rst=0;
     #1 rst=1;
     #1 rst=0;
     #10000 $finish:
12
13 end
15 initial begin
     clk=0:
     forever #5 clk=~clk: Clock Period照DV合成設定
18 end
                   第二章自行設定的名稱
20 initial begin
     $sdf_annotate("cnt_gate.sdf" c1); 填入SDF要套用的Module Instance Name
     $fsdbDumpfile("cnt gate tb.fsdb");
23
     $fsdbDumpvars;
24 end
26 endmodule
27
28
29
```

把教材中的tsmc18.v上傳到同一個目錄中,之後打入
 ncverilog +access+r cnt\_gate.v cnt\_gate\_tb.v tsmc18.v
 將三個.v一起進行模擬。

```
_ 🗆 X
       編輯(E) 檢視(V) 搜尋(S) 終端機(T) 求助(H)
  WARNING -
  The simulator version is newer than the FSDB dumper version which
  may cause abnormal behavior. Please contact SpringSoft support at
   support@springsoft.com for assistance.
*Novas* : Create FSDB file 'cnt gate tb.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : End of traversing.
Simulation complete via $finish(1) at time 10020 NS + 0
./cnt gate tb.v:10
                        #10000 $finish;
ncsim> exit
b510-175:/home/klsdf/DesignVision$ls -a
                 cnt gate.v
                               debussyLog
                                               novas.rc
                               default.svf
                 cnt gate.v~
                                               sample.dc
.cadence
                 cnt tb.fsdb encounter.cmd
                                               sample.dc~
CHIP syn.fsdb
                 cnt tb.v
                               encounter.log
                                               .synopsys dc.setup
cnt gate.sdf
                 cnt tb.v~
                               filenames.log
                                               test.dc
                 cnt tb.v.bak INCA libs
cnt gate.sdf.X
                                               test.dc~
cnt gate tb.fsdb
                 cnt.v
                               ncverilog.key
                                              tsmc18.v
cnt gate tb.v
                 cnt.v~
                               ncverilog.log
                                               verdiLog
cnt gate tb.v~
                 command.log novas dump.log
b510-175:/home/klsdf/DesignVision$ncverilog +access+r cnt gate.v cnt gate tb.v
smc18.v
```

```
終端機
                                                                              _ _ ×
檔案(\underline{F}) 編輯(\underline{F}) 檢視(\underline{V}) 搜尋(\underline{S}) 終端機(\underline{T}) 求助(\underline{H})
                                                  verdiLog
cnt gate tb.v
                   cnt.v~
                                 ncverilog.log
                  command.log
                                 novas dump.log
cnt gate tb.v~
b510-175:/home/klsdf/DesignVision$ncverilog +access+r cnt gate.v cnt gate tb.v t
smc18.v
ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
Loading snapshot worklib.cnt tb:v ...... Done
*Novas* Loading libsscore ius92.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Novas FSDB Dumper for IUS, Release 2010.10 (Linux) 10/01/2010
Copyright (C) 1996 - 2010 by SpringSoft, Inc.
  WARNING -
* The simulator version is newer than the FSDB dumper version which
* may cause abnormal behavior. Please contact SpringSoft support at
   support@springsoft.com for assistance.
*Novas* : Create FSDB file 'cnt gate tb.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : End of traversing.
                                                           模擬完成
Simulation complete via $finish(1) at time 10020 NS + 0
./cnt gate tb.v:10
                            #10000 $finish;
ncsim> exit
b510-175:/home/klsdf/DesignVision$
```





```
<Novas:nTraceMain:1> cnt tb cnt tb (/home/klsdf/DesignVision/cnt gate tb.v)
                                                                                                               _ 🗆 ×
File View Source Trace Tools Window
                                                                                                                   Help
/ A 'A
                                                                             Selected:
                                  2 module knt_tb(out,clk,rst);
□ ( cnt_tb
                                          output [3:0]out;
  output req clk.rst;
⊞ ☐ BENCX1
                                          cnt c1(out,clk,rst);
⊞  BENCX2
                                          initial begin
⊞ □ BENCX4
                                          rst=0:
⊞  BMXX1
                                          #10 rst=1;
⊞  CMPR22X1
                                          #10 rst=0;
                                          #10000 $finish;

■ CMPR32X1

                                 11
                                          end
⊞ ☐ CMPR42X1
                                 12
⊞ ☐ CMPR42X2
                                 13
                                          initial begin
⊞ AFHCINX2
                                 14
                                          c1k=0:
⊞ AFHCINX4
                                 15
                                          forever #2.5 clk=~clk;
⊞ AFHCONX2
                                 16
                                          end
■ AFHCONX4
                                 17
⊞ AHHCINX2
                                 18
                                        initial begin
■ AHHCINX4
                                 19
                                          $sdf_annotate("cnt_gate.sdf",c1);
                                 20
■ AHHCONX2
                                          $fsdbDumpfile("cnt_gate_tb.fsdb");
⊞ AHHCONX4
                                 21
                                          $fsdbDumpvars:
                                 22
⊞ AFCSHCINX2
                                        end
                                 23
⊞ AFCSHCINX4
                                   endmodule
⊞ AFCSHCONX2
⊞ AFCSHCONX4
Analyzing...
 source file "/home/klsdf/DesignVision/cnt_gate.v"
 source file "/home/klsdf/DesignVision/cnt_gate_tb.v"
 source file "/home/klsdf/DesignVision/tsmc18.v"
Linking... 0 error(s), 0 warning(s)
Total 0 error(s), 0 warning(s)
                                確認沒錯誤
```

• 波形驗證(步驟請照Chapter1教的)

