

#### Chapter4 Innovus前置準備

高雄科技大學電子工程系 B510實驗室

2021/1/29再編

### 目錄

為何需要使用Innovus? 使用Design Vision合成DFT電路。 撰寫SDC File。 加入PAD到Gate-Level Verilog Code。 準備完成。

### 為何需要使用Innovus ?

自動繞線工具。 將設計實現成晶片。 Clock Timing分析與優化。

DFT(Design For Testability)電路主要是可以讓測試儀器確認下線的IC電路是否有正常運作。

在使用Innovus之前利用Design Vision先合出DFT電路的 Gate-Level。


將之前第二章p.35所儲存的dc檔加入以下的指令,讀入dc檔之後,再照第二章p.37進行Compile。

```
create_port -dir in scan_en
create_port -dir in scan_in
create_port -dir out scan_out
compile -scan -boundary_optimization
set_dft_configuration -fix_set enable
set_scan_configuration -chain_count 1
set_scan_configuration -clock_mixing mix_edges
```

set\_dft\_signal -view exist -type ScanClock -timing {45 55} -port {?} set\_dft\_signal -view exist -type Reset -active 1 -port ? set\_dft\_signal -view spec -type ScanEnable -port scan\_en -active 1 set\_dft\_signal -view spec -type ScanDataIn -port scan\_in set\_dft\_signal -view spec -type ScanDataOut -port scan\_out create\_test\_protocol preview\_dft -show all dft\_drc insert\_dft

填clock的腳位名稱填reset的腳位名稱

如果沒有填clock與reset會出現以下錯誤!!



File > Save Design As 將含DFT電路的Gate-Level電路儲存,並 改名稱叫「XXX\_gate\_dft.v」,前面章節未加DFT電路的Gate-Level

```
module cnt ( out, clk, rst );
  output [3:0] out;
  input clk, rst:
       n13, n14, n15, n16, N2, N3, N4, \add 8/carry[3] , \add 8/carry[2] ,
         n1, n4, n7, n8, n9, n11;
  JKFFRX4 out req 0 ( .J(1'b1), .K(1'b1), .CK(clk), .RN(n1), .Q(n16), .QN(n4)
         );
  DFFRHQX4 out reg 1 ( .D(N2), .CK(clk), .RN(n1), .Q(n15) );
  DFFRHQX4 out req 2 ( .D(N3), .CK(clk), .RN(n1), .Q(n14) );
  DFFRHQX4 out req 3 ( .D(n7), .CK(clk), .RN(n1), .Q(n13) );
  XOR2X1 U5 ( .A(\add 8/carry[3] ), .B(out[3]), .Y(N4) ):
  CLKINVX2 U6 ( .A(n15), .Y(n9) );
  CLKINVX2 U7 ( .A(n14), .Y(n11) );
  ADDHX4 U8 ( .A(out[2]), .B(\add 8/carry[2] ), .CO(\add 8/carry[3] ), .S(N3)
         );
  ADDHX4 U9 ( .A(out[1]), .B(n16), .CO(\add 8/carry[2] ), .S(N2) );
  CLKINVX8 U10 ( .A(n4), .Y(out[0]) );
  CLKBUFX8 U11 ( .A(n13), .Y(out[3]) );
  CLKBUFX1 U12 ( .A(n8), .Y(n7) );
  CLKBUFXL U13 ( .A(N4), .Y(n8) );
  INVX12 U14 ( .A(n9), .Y(out[1]) );
  INVX12 U15 ( .A(n11), .Y(out[2]) );
  CLKINVX8 U16 ( .A(rst), .Y(n1) );
endmodule
```

#### 加入DFT電路的Gate-Level

```
module cnt ( out, clk, rst, scan en, scan in, scan out );
  output [3:0] out;
                                          加入scan腳位
 input clk, rst, scan en, scan in;
  output scan out;
 wire n33, n34, n35, N2, N3, N4, \add 8/carry[3] , \add 8/carry[2] , n10,
        n15, \out[3] , n17, n28, n31, n37, n38;
  assign scan out = \out[3] ;
 assign out[3] = \out[3] ;
                                      有DFT電路的DFF
 SDFFSRX2 out reg 3 ( .D(N4), .SI(n37), .SE(scan en), .CK(clk), .SN(1'b1),
        .RN(n10), .Q(n28));
 SDFFSRX2 out reg 0 ( .D(n31), .SI(scan in), .SE(scan en), .CK(clk), .SN(
       1'b1), .RN(n10), .Q(n35), .QN(n31));
 SDFFSRX2 out reg 2 ( .D(N3), .SI(n38), .SE(scan en), .CK(clk), .SN(1'b1),
        .RN(n10), .Q(n33), .QN(n37));
 SDFFSRX2 out req 1 ( .D(N2), .SI(n31), .SE(scan en), .CK(clk), .SN(1'b1),
        .RN(n10), .Q(n34), .QN(n38));
 CLKINVX4 U12 ( .A(rst), .Y(n10) );
 BUFX12 U13 ( .A(n34), .Y(out[1]) );
 BUFX12 U14 ( .A(n33), .Y(out[2]) );
 ADDHX4 U15 ( .A(out[2]), .B(\add 8/carry[2] ), .CO(\add_8/carry[3] ), .S(N3)
        );
 ADDHX4 U16 ( .A(out[1]), .B(out[0]), .CO(\add 8/carry[2] ), .S(N2) );
 CLKINVX3 U17 ( .A(n28), .Y(n15) );
 CLKINVX8 U18 ( .A(n15), .Y(\out[3] ) );
 CLKINVX3 U19 ( .A(n35), .Y(n17) );
 CLKINVX8 U20 ( .A(n17), .Y(out[0]) );
 XOR2X1 U22 ( .A(\out[3] ), .B(\add 8/carry[3] ), .Y(N4) );
endmodule
```



將之前Design Vision合出來的DFT Gate-Level另存新檔後,原本我們的電路設計只有9隻腳位,加上VSS、VDD、IOVSS、IOVDD 4隻腳位總共13隻腳位,晶片為四面所以補齊4倍數的腳位數再補上3隻空腳。

```
module cnt ( out, clk, rst, scan en, scan in, scan out | nullpin);
 output [3:0] out:
 input clk, rst, scan en, scan in;
 input [2:0]nullpin; 3
 output scan out; 1
 wire n33, n34, n35, N2, N3, N4, \add 8/carry[3] , \add 8/carry[2] , n10,
         n15, \out[3] , n17, n28, n31, n37, n38;
  assign scan out = \out[3] ;
  assign out[3] = \out[3] ;
 SDFFSRX2 out reg 3 ( .D(N4), .SI(n37), .SE(scan en), .CK(clk), .SN(1'b1),
        .RN(n10), .Q(n28));
 SDFFSRX2 out_reg_0_ ( .D(n31), .SI(scan_in), .SE(scan_en), .CK(clk), .SN(
        1'b1), .RN(n10), .Q(n35), .QN(n31) );
  SDFFSRX2 out reg 2 ( .D(N3), .SI(n38), .SE(scan en), .CK(clk), .SN(1'b1),
        .RN(n10), .Q(n33), .QN(n37));
  SDFFSRX2 out_reg_1_ ( .D(N2), .SI(n31), .SE(scan_en), .CK(clk), .SN(1'b1),
        .RN(n10), .Q(n34), .QN(n38));
 CLKINVX4 U12 ( .A(rst), .Y(n10) );
  BUFX12 U13 ( .A(n34), .Y(out[1]) );
  BUFX12 U14 ( .A(n33), .Y(out[2]) );
 ADDHX4 U15 ( .A(out[2]), .B(\add 8/carry[2] ), .CO(\add 8/carry[3] ), .S(N3)
         );
 ADDHX4 U16 ( .A(out[1]), .B(out[0]), .CO(\add 8/carry[2] ), .S(N2) );
 CLKINVX3 U17 ( .A(n28), .Y(n15) );
 CLKINVX8 U18 ( .A(n15), .Y(\out[3] ) );
 CLKINVX3 U19 ( .A(n35), .Y(n17) );
 CLKINVX8 U20 ( .A(n17), .Y(out[0]) );
 XOR2X1 U22 ( .A(\out[3] ), .B(\add 8/carry[3] ), .Y(N4) );
endmodule
```

新增一個Module多加\_chip來區別這個Module是不是已經用PAD 封裝,記得放置於最上面。

```
module cnt chip ( pad out, pad clk, pad rst, pad scan en, pad scan in, pad scan out ,pad nullpin);
  output [3:0] pad out;
  output pad scan out;
  input pad clk, pad rst, pad scan en, pad scan in;
  input [2:0]pad nullpin;
  wire [3:0] out;
 wire clk, rst, scan en, scan in;
 wire [2:0]nullpin;
 wire scan out;
       //Chip Kernel-----
       cnt k1( out, clk, rst, scan en, scan in, scan out ,nullpin);
       //Input PAD-----
       PDIDGZ IPAD CLK( .PAD(pad clk) , .C(clk) );
       PDIDGZ IPAD RST( .PAD(pad rst) , .C(rst) );
       PDIDGZ IPAD SCAN EN( .PAD(pad scan en) , .C(scan en) );
       PDIDGZ IPAD SCAN IN( .PAD(pad scan in) , .C(scan in) );
       PDIDGZ IPAD NULL PIN0( .PAD(pad nullpin[0]) , .C(nullpin[0]) );
       PDIDGZ IPAD NULL PIN1( .PAD(pad nullpin[1]) , .C(nullpin[1]) );
       PDIDGZ IPAD NULL PIN2( .PAD(pad nullpin[2]) , .C(nullpin[2]) );
        //Output PAD-----
       PDT16DGZ OPAD OUTO( .PAD(pad out[0]) , .I(out[0]) );
       PDT16DGZ OPAD OUT1( .PAD(pad out[1]) , .I(out[1]) );
       PDT16DGZ OPAD OUT2( .PAD(pad out[2]) , .I(out[2]) );
       PDT16DGZ OPAD OUT3( .PAD(pad out[3]) , .I(out[3]) );
       PDT16DGZ OPAD SCAN OUT( .PAD(pad scan out) , .I(scan out) );
endmodule
module cnt ( out, clk, rst, scan en, scan in, scan out ,nullpin);
 output [3:0] out;
 input clk, rst, scan en, scan in;
  input [2:0]nullpin;
  output scan out;
  wire n33, n34, n35, N2, N3, N4, \add 8/carry[3] , \add 8/carry[2] , n10,
        n15, \out[3] , n17, n28, n31, n37, n38;
  assign scan out = \out[3] ;
  assign out[3] = \out[3];
```




在TSMC 0.18um製程下,Input的腳位統一都使用PDIDGZ PAD, Output的腳位統一都使用PDT16DGZ PAD,參數中.PAD()都是 CHIP對外的腳位。

```
module cnt_chip ( pad_out, pad_clk, pad_rst, pad_scan_en, pad_scan_in, pad_scan_out ,pad_nullpin);
  output [3:0] pad out;
  output pad scan out;
  input pad clk, pad rst, pad scan en, pad scan in;
  input [2:0]pad nullpin;
  wire [3:0] out;
  wire clk, rst, scan en, scan in;
  wire [2:0]nullpin:
  wire scan out;
                            Design Vision合出來的Gate-Level Module
        //Chip Kernel-----
        cnt k1( out, clk, rst, scan en, scan in, scan out ,nullpin);
        //Input PAD-----
        PDIDGZ IPAD CLK( .PAD (pad clk) , .C(clk) );
        PDIDGZ IPAD RST( .PAD (pad rst) , .C(rst) );
        PDIDGZ IPAD SCAN EN( .PAD(pad scan en) , .C(scan en) );
        PDIDGZ IPAD SCAN IN( .PAD(pad scan in) , .C(scan in) );
        PDIDGZ IPAD NULL PINO( .PAD(pad nullpin[0]) , .C(nullpin[0]) );
        PDIDGZ IPAD NULL PIN1 ( .PAD(pad nullpin[1]) , .C(nullpin[1]) );
        PDIDGZ IPAD NULL PIN2 ( .PAD(pad nullpin[2]) , .C(nullpin[2]) );
                             PAD的Instance Name,之後ioc檔的腳位方位都以這個做對映
        //Output PAD-----
        PDT16DGZ OPAD OUTO( .PAD(pad out[0]) , .I(out[0]) );
        PDT16DGZ OPAD OUT1( .PAD(pad out[1]) , .I(out[1]) );
        PDT16DGZ OPAD OUT2( .PAD(pad out[2]) , .I(out[2]) );
        PDT16DGZ OPAD OUT3( .PAD(pad out[3]) , .I(out[3]) );
        PDT16DGZ OPAD SCAN OUT( .PAD(pad scan out) , .I(scan out) );
endmodule
```

PAD:後面填CHIP Module裡的各個PAD的Instance Name。 建議VSS跟VDD的腳位都放在每邊的中間。

1 2	Vers	ion: 1		
	Pad:	CORNER0	NW	PCORNER
4	Pad:	IPAD CLK	N	
5	Pad:	PAD CoreVSS1	N	PVSS1DGZ VSS VDD
6	Pad:	PAD CoreVDD1	N	PVDD1DGZ V33 VDD PAD角落
7	Pad:	IPAD RST	N	
8				
9	Pad:	CORNER1	NE	PCORNER
10	Pad:	OPAD_OUTO	W	
11	Pad:	OPAD_OUT1	W	
12	Pad:	OPAD_OUT2	W	
13	Pad:	OPAD_OUT3	W	1
14				/
15	Pad:	CORNER2	SW	PCORNER /
16	Pad:	IPAD_NULL_PIN0	S	
17	Pad:	PAD_IOVDD1	S	PVDD2DGZ /IOVSS IOVDD
		PAD IOVSS1	S	PVSS2DGZ
19	Pad:	IPAD_NULL_PIN1	S	
20				
		CORNER3	SE	PCORNER
		IPAD_SCAN_EN	Е	
		IPAD_SCAN_IN	Е	
		IPAD_NULL_PIN2	Е	
25	Pad:	OPAD_SCAN_OUT	Е	

PAD佈局順序



#### 撰寫SDC File

SDC(Synopsys Design Constraints)是一些合成設定的檔案,SOC Encounter可以根據檔案的敘述做一些相關設定。

#### 準備完成

module cnt chip ( pad out, pad clk, pad rst, pad scan en, pad scan in, pad scan out ,pad nullpin);

#### 確認CHIP.v、SDC File、IOC File,都準備完成就能進行下一章 節。

```
output [3:0] pad out;
 output pad_scan_out;
 input pad clk, pad rst, pad scan en, pad scan in;
 input [2:0]pad_nullpin;
                                                                                                    set sdc version 1.8
 wire [3:0] out;
 wire clk, rst, scan_en, scan_in;
                                                                                                    current design cnt chip
 wire [2:0]nullpin;
 wire scan out;
                                                                                                    create clock [get ports pad clk] -name CLK -period 10 -waveform {0 5}
                                                                                                    set clock uncertainty 0.3 [get clocks CLK]
       cnt kl( out, clk, rst, scan_en, scan_in, scan_out ,nullpin);
                                                                                                    set clock latency 0.1 [get clocks CLK]
       //Input PAD-----
       PDIDGZ IPAD CLK( .PAD(pad_clk) , .C(clk) );
                                                                                                    set input delay -clock CLK 1.5 [get ports pad rst]
       PDIDGZ IPAD RST( .PAD(pad rst) , .C(rst) );
       PDIDGZ IPAD_SCAN_EN( .PAD(pad_scan_en) , .C(scan_en) );
                                                                                                    set drive 1 [get ports pad rst]
       PDIDGZ IPAD SCAN IN( .PAD(pad scan in) , .C(scan in) );
       PDIDGZ IPAD_NULL_PIN0( .PAD(pad_nullpin[0]) , .C(nullpin[0]) );
       PDIDGZ IPAD_NULL_PIN1( .PAD(pad_nullpin[1]) , .C(nullpin[1]) );
                                                                                                    set_output_delay -clock CLK 1.5 [all_outputs]
       PDIDGZ IPAD NULL PIN2( .PAD(pad nullpin[2]) , .C(nullpin[2]) );
                                                                                                   set load 5 [all outputs]
       //Output PAD-----
       PDT16DGZ OPAD_OUTO( .PAD(pad_out[0]) , .I(out[0]) );
       PDT16DGZ OPAD_OUT1( .PAD(pad_out[1]) , .I(out[1]) );
       PDT16DGZ OPAD_OUT2( .PAD(pad_out[2]) , .I(out[2]) );
       PDT16DGZ OPAD OUT3( .PAD(pad out[3]) , .I(out[3]) );
       PDT16DGZ OPAD SCAN OUT( .PAD(pad scan out) , .I(scan out) );
                                                                                                  Version: 1
endmodule
                                                                                                  Pad: CORNERO
                                                                                                                        NW
                                                                                                                                   PCORNER
module cnt ( out, clk, rst, scan_en, scan_in, scan_out ,nullpin);
                                                                                                  Pad: IPAD CLK
 output [3:0] out;
                                                                                                  Pad: IPAD RST
                                                                                                                        Ν
 input clk, rst, scan_en, scan_in;
                                                                                                  Pad: PAD CoreVSS1
                                                                                                                                   PVSS1DGZ
                                                                                                                        Ν
 input [2:0]nullpin;
                                                                                                  Pad: PAD CoreVDD1
                                                                                                                                   PVDD1DGZ
 output scan out:
 wire n33, n34, n35, N2, N3, N4, \add_8/carry[3] , \add 8/carry[2] , n10,
                                                                                                  Pad: CORNER1
                                                                                                                        NF
                                                                                                                                   PCORNER
        n15, \out[3] , n17, n28, n31, n37, n38;
                                                                                                  Pad: OPAD OUTO
 assign scan_out = \out[3] ;
                                                                                                  Pad: OPAD OUT1
 assign out[3] = \out[3] ;
                                                                                                  Pad: OPAD OUT2
                                                                                                  Pad: OPAD OUT3
 SDFFSRX2 out_reg_3_ ( .D(N4), .SI(n37), .SE(scan_en), .CK(clk), .SN(1'b1),
        .RN(n10), .Q(n28));
                                                                                                  Pad: CORNER2
                                                                                                                        SW
                                                                                                                                   PCORNER
 SDFFSRX2 out reg 0 ( .D(n31), .SI(scan in), .SE(scan en), .CK(clk), .SN(
                                                                                                  Pad: IPAD NULL PIN0
                                                                                                                        S
       1'b1), .RN(n10), .Q(n35), .QN(n31));
                                                                                                  Pad: IPAD NULL PIN1
                                                                                                                        S
  SDFFSRX2 out reg 2 ( .D(N3), .SI(n38), .SE(scan en), .CK(clk), .SN(1'b1),
                                                                                                  Pad: PAD IOVDD1
                                                                                                                               PVDD2DGZ
        .RN(n10), .Q(n33), .QN(n37));
                                                                                                                                   PVSS2DGZ
                                                                                                  Pad: PAD IOVSS1
                                                                                                                        S
  SDFFSRX2 out_reg_1_ ( .D(N2), .SI(n31), .SE(scan_en), .CK(clk), .SN(1'b1),
        .RN(n10), .Q(n34), .QN(n38));
                                                                                                  Pad: CORNER3
                                                                                                                        SE
                                                                                                                                   PCORNER
 CLKINVX4 U12 ( .A(rst), .Y(n10) );
                                                                                                  Pad: IPAD SCAN EN
                                                                                                                        Ε
  BUFX12 U13 ( .A(n34), .Y(out[1]) );
                                                                                                  Pad: IPAD_SCAN_IN
                                                                                                                        E
 BUFX12 U14 ( .A(n33), .Y(out[2]) );
                                                                                                  Pad: IPAD NULL PIN2
 ADDHX4 U15 ( .A(out[2]), .B(\add_8/carry[2] ), .CO(\add_8/carry[3] ), .S(N3)
                                                                                                  Pad: OPAD SCAN OUT
```