

Memory Management (cont.)

Problem: program uses virtual/logical addresses that are mapped to physical addresses by the OS.

Ex: In ARM64, the OS will map 0 to 2^{64} addresses (logical for each process). In practice, that is 0- 2^{48} .

Obviously, there are not 2^{64} bytes of physical memory, so mapping is not set for all virtual addresses.

► OS decides when & how much of the virtual address space gets mapped to physical.

Ex: Dynamically allocate memory, but never use it → OS has no reason to map.

OS gives you memory when you actually have stuff to store!


► We will discuss how the OS allocates memory to applications

the OS managing its own memory is a completely separate topic

there are a number of ways to allocate memory:

① Contiguous allocation:

Problem is how to "fill" the holes when new processes show up:



- Now optimal, but first fit is usually best
- ➔ (A) First fit = first hole big enough for new process to go in
 - ➔ (B) Best fit = least wasted space after new process goes in
 - ➔ (C) Worst fit = use the largest hole
- leaves a lot of little spaces that are useless
Both have to visit all holes
may make large holes
Better complexity + no useless holes



PROBLEM W/ CONTIGUOUS ALLOCATION:

You don't know how much mem. you need (code is static, but stack/heap diff)


② Paged allocation:

Divide virtual address space into pages and RAM into frames where their sizes are equal:

$size of (page) = size of (frame)$



Use a page table for the mapping: (one per process!)



Map them, as needed. Note: no longer contiguous! need to select page number as power of 2 to not waste Page # bits.

$frame \# / offset = Physical Address$

Ex: Above, page table will map page 2 to frame 2 and page 10 to frame 6.

NOTE: those are actually the real virt. addresses used!


- We store the page table in memory. There is a page table base register that points to the page table.
- Each process has its own page table! Page table size is known in advance, since RAM size & page size are known in advance.
- Each memory access is mapped through the page table in hardware. (Software would be too slow)
- The software (OS) just populates the page table w/ the frame numbers, as ~~they~~ it maps virtual to real memory.

• Issues: (A) you hit memory (RAM) twice for each access: pagetable + actual access

To fix this, we use: in hardware!

► **TLB** = Translation Look-aside Buffer = translation cache

Cache translations in fast memory: VAP# (virt. addr) → **TLB**



! TLB is per CPU, so there is only one process in its context; TLB is flushed when the CPU is switched to another process

Ex: Say we hit TLB 90% and its access time is 10ns and normal RAM is 100ns:
our average access time = 19ns = 90% • 10ns + 10% • 100ns.

W/o paging we access the RAM in 100ns, w/ paging & TLB it is 119ns approximately!
More accurately: 90% • (10+100) + 10% (10+100+100) = 120ns


(B) Page table size • # processes = 320 MB for page tables for 32-bit addresses!
(ex. 16 MB for 32 bit) (say 200) for 64-bit addresses w/ 1k pages ($2^{10} = 10^3$ bits), the

Space Problem!


page table will be of size 2^{54} and each entry will have 4 bytes, so page table will have 2^{56} bytes, which is huge and per process.

► Don't store the whole page table in memory, only store parts we care about:
"Page the page table":

• Multi-Level Paging - is one way to do this:



- Memory access is slowed a bit. Consider 3-level paging w/o TLB:



↑ page middle directory

W/ TLB the cost is 119 ns if you hit the TLB and mapping is there.

On average (assuming 99% TLB hit ~~rate~~ ^{rate}): (same TLB example as before) w/ 90% hit rate

$$99\% (10 + 100) + 1\% (10 + 300 + 100) \approx \underline{\underline{114 \text{ ns}}}$$

► Linux:

/mm folder, /include/linux/sched.h → task_struct has:

→ mm_struct * mm

← everything associated w/ memory mgmt. (defined in mm_types.h)

struct mm_struct {

struct vm_area_struct * mmap ← allocated memory areas of your virtual address space

pgd_t * pgd ← base address of first-level page table

...

}

