COMSW4118-18-2 11/9/2017 (PTBR) · We store the page table in memory. There is a page table base register that Points to the page table. Page table Size is known in advance, since RAM.

Each pricess has its own page table! Size & page size are known in advance.

Each memory access is mapped through the page table in hardware (software would be tooslow) • The software (OS) Just populate, the page table W/ The frame numbers, as they 1+ maps virtual to real memory. • Issues: Dyon hit memory (RAM) twice for each access: page table + actual access To fix this, we use: In hardware! TLB = Translation Look-aside Buffer = translation cache 1718 code Cadus translations in fast memory: VAPath

TLB is per CPU, so there is inly

Ohe process in its context; TLB is flushed

When the CPU is switched to another process

Page table Frame # > Frame # > RAM

(Not found in The cadie; A

When the CPU is switched to another process Ex: Say we let TLB 90% and its access time 11 10ns and normal RAM os 100 ns: our average access tome = 19 ns = 90% . 10ns + 10% . 100 ns. WIO paging we access the RAM in 100ms, W/ paging & TLB it is 119 ns approximately More accurately: 90%. (10+100) + 10% (10+100+100) = 120 ms B Page table & The # # processes = 320 MB for page tables for 32-bit addresses! (say 200) for 64-bit addresses w/ 1k pages (2"=10 61/5), the page table will be of size 254 and each entry will Space Problem! have 4 by tes, to page table will have \$ 256 bytes, Dou't store the whole page table on memory, only store parts we care about: Which is huge and per process "Page the page table": one way to do this: · Multi-Level Paging - allocated as needed allocated per VA | pgd | pte | offset | (dynamically) (fixed) page directory page table entry 7 Frame # Offset / Physical Address Sayings are when a frame in the pgd Table is not used -> than we don't allow Frame # pgd table the Pte table Pte

COMSW41118-18-3 • humory access is slowed a bit. Consider 3-level paging w/o TLB: Pgd Pmd Pte Offset > 400ns = 4.100w C page middle directory On average (a snuming 99% to hit the TLB and mapping is there.

On average (a snuming 99% to hit water): (same TLB example as lefore)

w/ 90% hit rate 99% (10+100) + 1% (10+300+100) & 114 ms Loux: /mm folder, / mdude//mux/sched.h > task_struct has: mm_struct * mm everything assiciated w/ memory mgmt. (defined in mm_typs.h) stnot mm-struct { Struct & marea-struct * mmap = allocated memory areas of your violal addres space pgd-t *pgd = base address of first-level page table