# RS-485 failsafe biasing: Old versus new transceivers

#### By Thomas Kugelstadt

Senior Applications Engineer

It is incredible that an industrial interface standard such as RS-485, having been around for 30 years, still appears obscure to many industrial-network designers. While there should be plenty of literature available explaining the standard fundamentals, the Texas Instruments (TI) application team continues to receive basic questions on a weekly basis, such as how to apply failsafe biasing to an idle bus.

Failsafe biasing refers to the technique of providing a differential voltage to a terminated, idle bus in order to maintain the receiver output of a bus transceiver in a logic-high state. This technique is commonly required when legacy transceiver designs are used for designing bus networks.

Legacy designs such as transceiver X in Table 1 possess a wide input sensitivity of  $\pm 200$  mV. This means that small input signals between +200 mV and -200 mV can turn the receiver output either high or low, thus making the output state indeterminate.

During a data transmission, the differential line voltage of a fully loaded bus is required to be higher than  $\pm 1.5~\rm V$ , which is well above the transceiver's input sensitivity. However, during a handover of bus access from one node to another, or during a transmission pause, the bus idles. Then the low-impedance termination resistors, connecting the two conductors of the differential signal pair with each other, cause the differential bus voltage to be 0 V, right in the middle of the transceiver's input sensitivity, which produces an indeterminate output.

Therefore, to keep the receiver outputs at a logic high during bus idling, a positive, differential failsafe voltage higher than a receiver's positive input threshold  $(V_{IT+})$  must be applied to the bus.

Table 1 shows that the theoretically required fails afe levels decrease with the receiver's positive input threshold from one generation to the next. While transceiver  ${\bf X}$  requires a minimum of  $\pm 200$  mV of failsafe biasing, transceivers Y and Z can do without it as their positive input thresholds are below 0 V. Unfortunately, these values apply only in noise-free environments such as laboratories or the Earth's poles, and certainly not in the harsh environments of industrial factories where RS-485 networks are commonly installed.

Differential noise induced into the bus wires can falsely trigger a receiver input if the projected noise magnitude has not been included in the failsafe voltage calculation. Using a twisted-pair bus cable helps to convert noise induced along the cable run into common-mode noise. This noise is then rejected by the receiver's differential input. However, cable irregularities as well as noise induced at the bus node connectors might contribute to differential noise that cannot be rejected by a receiver.

Figure 1 on the next page shows that when a noise signal is superimposed onto the positive input threshold levels of transceivers X and Y, the minimum hysteresis voltage determines at which noise level the receiver output will assume the wrong logic state. Table 1, in which the receiver parameters have been extracted from different datasheets, gives a minimum hysteresis level only for transceiver Z. For the two older transceivers, X and Y, only typical hysteresis values are provided. In a situation such as determining the minimum failsafe value for a worst-case scenario, typical values are meaningless. In fact, the TI application team has measured minimum hysteresis voltages for both transceivers X and Y that were nearly half the specified typical values.

Furthermore, there is the possibility that for a given transceiver the hysteresis window might be located anywhere between the positive and negative input thresholds. Hence, for a worst-case calculation, one must assume that the hysteresis window is at the uppermost positive

Table 1. Receiver input sensitivities of first-, second-, and third-generation (X, Y, and Z) transceivers

	POSITIVE-GOING INPUT THRESHOLD VOLTAGE, V <sub>IT+</sub> (mV)		NEGATIVE-GOING INPUT THRESHOLD VOLTAGE, V <sub>IT</sub> (mV)			INPUT HYSTERESIS VOLTAGE, V <sub>HYS</sub> (mV)			RECEIVER OUTPUT IS	
TRANSCEIVER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	INDETERMINATE WHEN
X (SN65LBC176)			200	-200				50		$-0.2 \text{ V} < \text{V}_{AB} < 0.2 \text{ V}$
Y (SN65HVD12)			-10	-200				35		$-0.2 \text{ V} < \text{V}_{AB} < 0.01 \text{ V}$
Z (SN65HVD72)		-70	-20	-200	-150		50	80		$-0.2 \text{ V} < \text{V}_{AB} < 0.07 \text{ V}$

threshold limit. Therefore, to determine a sufficiently high failsafe-biasing voltage, the projected peak-to-peak noise level must be added to the positive input threshold voltage:  $V_{AB(min)} = V_{IT+} + V_{N(PP\_max)}$ .

For a well-balanced bus with a noise level of  $V_{N(PP\_max)}$  = 50 mV, using transceiver X requires a differential failsafe voltage of  $V_{AB(min)}$  = 200 mV + 50 mV = 250 mV (Figure 1).

Operating transceiver Y at the same noise level without external biasing could be risky, particularly when considering a significantly smaller minimum hysteresis than the nominal value. Again, adding the noise level to the positive input threshold provides a minimum failsafe voltage of  $V_{AB(min)} = -10 \text{ mV} + 50 \text{ mV} = 40 \text{ mV}$ .

The more modern third-generation transceiver Z can maintain a stable output without failsafe biasing. Its positive

input threshold of –20 mV and the specified minimum hysteresis of 50 mV allow for a maximum peak-to-peak noise level of 140 mV, which is almost three times the noise immunity of legacy devices with external biasing.

If it is not possible to use modern transceivers, the calculation methods presented in the following section can be used to optimize the failsafe-biasing networks required by legacy transceivers.

#### Failsafe biasing for legacy transceivers

Figure 2 shows a terminated RS-485 bus with its distributed network nodes and a failsafe-biasing network consisting of two biasing resistors ( $R_{\rm FS}$ ) and a termination resistor ( $R_{\rm T1}$ ). With the majority of RS-485 applications being master/slave systems, the failsafe-biasing network is

Figure 1. The need for failsafe biasing depends on the transceiver





Figure 2. RS-485 bus with failsafe-biasing network for legacy transceivers



commonly installed at the master end of the bus, while the other cable end receives a termination resistor ( $R_{T2}$ ) matching the characteristic line impedance ( $Z_0$ ).

The major drawback of failsafe biasing is its common-mode loading. A common-mode load is the resistance between a signal conductor and the local transceiver ground. Transceivers have a high common-mode load, primarily because the receiver's input-voltage divider (Figure 3) reduces the input signal by a factor of 10 or more.

The internal resistor network, imposing a common-mode load on each of the A and B bus terminals, can be represented by a combined input resistance ( $R_{IN}$ ). The total common-mode resistance of an entire transceiver network then can be expressed through an equivalent input resistance ( $R_{INEQ}$ ) for both the A and the B line.

The RS-485 standard specifies a maximum commonmode load per bus line with 375  $\Omega$ . Initially this value is allocated for only the bus transceivers. Implementing a failsafe-biasing network can consume a significant amount of this loading, therefore allowing only a reduced number of transceivers to be connected to the bus.

Figure 4 presents a lumped equivalent circuit of an RS-485 bus. This circuit allows the failsafe resistor values to be determined as a function of the required failsafe bus voltage ( $V_{AB}$ ), the supply voltage ( $V_{S}$ ), the common-mode loading caused by  $R_{FS}$  and  $R_{INEQ}$ , and the characteristic line impedance ( $Z_{0}$ ). Determining the currents into nodes A and B and solving for the respective line voltages ( $V_{A}$  and  $V_{B}$ ) yields

$$\begin{split} \frac{\mathbf{V_S} - \mathbf{V_A}}{\mathbf{R_{FS}}} &= \frac{\mathbf{V_A} - \mathbf{V_B}}{\mathbf{R_{T1}}} + \frac{\mathbf{V_A} - \mathbf{V_B}}{\mathbf{R_{T2}}} + \frac{\mathbf{V_A}}{\mathbf{R_{INEQ}}} \Longrightarrow \\ \mathbf{V_A} &= \mathbf{R_{INEQ}} \times \left[ \frac{\mathbf{V_S} - \mathbf{V_A}}{\mathbf{R_{FS}}} - \left( \mathbf{V_A} - \mathbf{V_B} \right) \times \left( \frac{1}{\mathbf{R_{T1}}} + \frac{1}{\mathbf{R_{T2}}} \right) \right] \end{split}$$


for Node A, and

$$\begin{split} &\frac{V_B}{R_{FS}} = \frac{V_A - V_B}{R_{T1}} + \frac{V_A - V_B}{R_{T2}} - \frac{V_B}{R_{INEQ}} \Longrightarrow \\ &V_B = R_{INEQ} \times \left[ \left( V_A - V_B \right) \times \left( \frac{1}{R_{T1}} + \frac{1}{R_{T2}} \right) - \frac{V_B}{R_{FS}} \right] \end{split}$$

for Node B. Allowing for the difference between the two line voltages and assuring failsafe biasing under minimum supply conditions permits the required minimum failsafe bus voltage to be determined:

$$V_{AB(min)} = \frac{V_{S(min)}}{R_{FS}} \times \frac{1}{\frac{1}{R_{INEQ}} + \frac{1}{R_{FS}} + 2\left(\frac{1}{R_{T1}} + \frac{1}{R_{T2}}\right)}$$
 (1)

Figure 3. Common-mode input resistance of the receiver section



Because  $R_{\rm FS}$  in combination with  $R_{\rm INEQ}$  makes up the total common-mode load for a signal line, the parallel value of the two must not exceed the specified maximum of 375  $\Omega,$  which is expressed through

$$R_{FS} \parallel R_{INEQ} = 375 \Omega \text{ or } \frac{1}{R_{INEQ}} + \frac{1}{R_{FS}} = \frac{1}{375 \Omega}.$$
 (2)

At the remote cable end, the termination resistor ( $R_{T2}$ ) must match the characteristic line impedance ( $Z_0$ ):

$$R_{T2} = Z_0 \text{ or } \frac{1}{R_{T2}} = \frac{1}{Z_0}.$$
 (3)


At the biasing network, the parallel combination of  $R_{T1}$  and the two failsafe resistors must also match  $Z_0$ :

$$R_{T1} \parallel 2R_{FS} = Z_0 \text{ or } \frac{1}{R_{T1}} = \frac{1}{Z_0} - \frac{1}{2R_{FS}}.$$
 (4)

Inserting Equations 2, 3, and 4 into Equation 1 then yields the bus failsafe voltage:

$$V_{AB(min)} = \frac{V_{S(min)}}{R_{FS} \left(\frac{1}{375 \Omega} + \frac{4}{Z_0}\right) - 1}$$
 (5)

Figure 4. Lumped equivalent circuit



Solving Equation 5 for  $R_{\rm FS}$  provides the value of each fails afe-biasing resistor:

$$R_{FS} = \left(\frac{V_{S(min)}}{V_{AB(min)}} + 1\right) \times \frac{1}{\frac{1}{375 \Omega} + \frac{4}{Z_0}}$$
 (6)

After  $R_{FS}$  is known,  $R_{T1}$  can be derived from Equation 4. Once the failsafe network has been established, the maximum number of transceivers that can be connected to the bus can be determined through

$$n \le \frac{12 \text{ k}\Omega}{\text{UL}_{\text{XCVR}}} \times \left(\frac{1}{375 \Omega} - \frac{1}{R_{\text{FS}}}\right), \tag{7}$$

where  $UL_{XCVR}$  is the unit-load (UL) rating of the transceiver. A typical design procedure would be to calculate  $R_{FS}$  via Equation 6 first, then determine  $R_{T1}$  via Equation 4 while making  $R_{T2} = Z_0$ . Finally, Equation 7 would be used to calculate the maximum number of bus transceivers possible.

The design examples in Table 2 show the typical design procedure. This table also highlights the differences in fail-safe biasing between a network using 1-UL, 5-V transceivers (X) and one using 1/8-UL, 3.3-V transceivers (Y).

#### Conclusion

Failsafe biasing with the high failsafe voltages required for first-generation transceivers causes heavy common-mode loading and necessitates a reduction in bus transceiver count. Using second-generation transceivers with less input sensitivity and lower unit loading improves the situation at low noise levels by allowing for a high transceiver count. The best of both worlds, however, can be accomplished only with modern third-generation transceivers, such as

TI's 3-V SN65HVD7x family and 5-V SN65HVD8x family. These new transceivers have the following advantages:

- They don't require an external bias resistor network that can impose heavy common-mode loading on the bus, reducing the number of transceivers that can be connected to the bus.
- Therefore they allow for up to 256 transceivers on a bus.
- They tolerate high noise levels.
- They are robust against 12-kV IEC ESD and 4-kV IEC burst transients.
- They are less expensive than legacy transceivers, and some come in much smaller packages that provide cost and space savings.
- The designer doesn't have to spend time going through a mathematical treatise like the one in this article.

#### References

- "Interface circuits for TIA/EIA-485 (RS-485)," Application Report. Available: www.ti.com/slla036-aaj
- "3.3V-supply RS-485 with IEC ESD protection," SN65HVD72/75/78 Datasheet. Available: www.ti.com/sllse11-aaj

#### **Related Web sites**

Interface (Data Transmission):

www.ti.com/interface-aaj

www.ti.com/sn65hvd12-aaj

www.ti.com/sn65hvd72-aaj

www.ti.com/sn65hvd82-aaj www.ti.com/sn65lbc176-aaj

Subscribe to the AAJ:

www.ti.com/subscribe-aaj

Table 2. Examples of how failsafe biasing affects bus transceiver count

TRANSCEIVER X	TRANSCEIVER Y
$V_{S(min)}$ = 4.75 V, $V_{IT+}$ = 200 mV, $UL_{XCVR}$ = 1 UL $R_{T2}$ = 120 $\Omega$ ( $R_{T2}$ = $Z_0$ )	$V_{S(min)}$ = 3.05 V, $V_{IT+}$ = -10 mV, $UL_{XCVR}$ = ½8 UL $R_{T2}$ = 120 $\Omega$ ( $R_{T2}$ = $Z_0$ )
Assuming $V_{N(PP\_max)} = 50 \text{ mV}$ yields: $V_{AB(min)} = V_{IT+} + V_{N(PP\_max)} = 250 \text{ mV}$	Assuming $V_{N(PP\_max)} = 50 \text{ mV yields}$ : $V_{AB(min)} = V_{IT_+} + V_{N(PP\_max)} = 40 \text{ mV}$
Applying Equation 6 yields: $R_{FS} = 555.5~\Omega.~Choosing~the~closest~E192~value~makes~R_{FS} = 556~\Omega.$	Applying Equation 6 yields: $R_{FS} = 2.11 \text{ k}\Omega$ . Choosing the closest E192 value makes $R_{FS} = 2.10 \text{ k}\Omega$ .
Applying Equation 4 yields: $R_{T1}=134.5~\Omega.~Choosing~the~closest~E192~value~makes~R_{T1}=135~\Omega.$	Applying Equation 4 yields: $R_{T1}$ = 123.5 $\Omega$ . Choosing the closest E192 value makes $R_{T1}$ = 124 $\Omega$ .
Applying Equation 7 yields: n = 10 transceivers	Applying Equation 7 yields: n = 210 transceivers

# TI Worldwide Technical Support

# Internet

## TI Semiconductor Product Information Center Home Page

support.ti.com

## TI E2E™ Community Home Page

e2e.ti.com

# **Product Information Centers**

**Americas** Phone +1(512) 434-1560

**Brazil** Phone 0800-891-2616

**Mexico** Phone 0800-670-7544

Fax +1(972) 927-6377

Internet/Email support.ti.com/sc/pic/americas.htm

# **Europe, Middle East, and Africa**

Phone

European Free Call 00800-ASK-TEXAS

(00800 275 83927)

International +49 (0) 8161 80 2121 Russian Support +7 (4) 95 98 10 701

**Note:** The European Free Call (Toll Free) number is not active in all countries. If you have technical difficulty calling the free call number, please use the international number above.

 Fax
 +(49) (0) 8161 80 2045

 Internet
 www.ti.com/asktexas

 Direct Email
 asktexas@ti.com

#### **Japan**

 Phone
 Domestic
 0120-92-3326

 Fax
 International
 +81-3-3344-5317

Domestic 0120-81-0036

Internet/Email International support.ti.com/sc/pic/japan.htm

Domestic www.tij.co.jp/pic

# Asia

Phone

International +91-80-41381665

Domestic Toll-Free Number

Note: Toll-free numbers do not support

mobile and IP phones.

Australia 1-800-999-084 China 800-820-8682 Hong Kong 800-96-5941 India 1-800-425-7888 Indonesia 001-803-8861-1006 Korea 080-551-2804 Malaysia 1-800-80-3973 New Zealand 0800-446-934 **Philippines** 1-800-765-7404

 Singapore
 800-886-1028

 Taiwan
 0800-006800

 Thailand
 001-800-886-0010

Fax +8621-23073686

Email tiasia@ti.com or ti-china@ti.com Internet support.ti.com/sc/pic/asia.htm

Important Notice: The products and services of Texas Instruments Incorporated and its subsidiaries described herein are sold subject to TI's standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer's applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company's products or services does not constitute TI's approval, warranty or endorsement thereof.

A090712

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>