Emmett Stralka Lab3 Report MircoP's // Sep 21th 2025

Introduction

In this lab I learned how to use an FPGA to scan inputs from a keypad. I designed and implemented a modular SystemVerilog system to detect keypresses, handle switch bouncing, decode keypad signals, and display the results on a dual seven-segment display.

Design and Testing Methodology

The system was developed using System Verilog and structured modularly, with separate modules and for the 4x4 matrix keypad I used had 8 pins, connecting rows and columns when pressed. I confirmed the pinout with a multimeter before integrating it. Because mechanical switches bounce, I implemented a keypad_debouncer to filter noise and ensure single, clean keypresses. My modular design was structured asfollows:

- **lab3_top** served as the top-level integrator.
- lab2_es provided clock division and display infrastructure.
- **keypad_scanner** cycled through rows to detect active columns.
- **keypad_controller** managed system states for detecting and holding keypresses.
- **keypad_decoder** converted row/column inputs into a hexadecimal key code.
- seven_segment drove the dual display.
- **keypad_debouncer** eliminated bouncing artifacts.

I simulated my design extensively using testbenches before programming the FPGA. Simulation allowed me to test bouncing behavior and verify that no latches or unintended registers appeared in synthesis. On hardware, the design behaved as expected, reliably showing only the most recent two keypresses.

Technical Documentation:

The source code for the project can be found in the associated Github repository.

Lab3 Specific Developed Code can be found at: Github repository

Block Diagram

The block diagrams illustrate the modular design of the keypad-to-display system. At the highest level, lab3_top integrates all submodules, handling input from the keypad and output to the seven-segment displays. The lab2_es module provides the display infrastructure through clock division and multiplexing. The seven_segment module converts 4-bit values into segment patterns, while the keypad_decoder translates active row/column signals into hexadecimal codes.

Keypad interaction is managed by three dedicated modules: keypad_scanner, which sequentially drives the rows to detect pressed keys; keypad_debouncer, which cleans noisy signals; and keypad_controller, a finite state machine that coordinates scanning, detection, and value holding. Together, these diagrams show a clean separation of concerns—each module performs a specific function that contributes to reliable keypad input capture and accurate seven-segment display output.




Figure 1. Block diagram of lab3_top. Integrates all submodules, connecting the keypad inputs, debouncing logic, controller state machine, decoder, and display drivers.




Figure 2. Block diagram of lab2_es. Provides the seven-segment display multiplexing and clock division infrastructure for the top-level system.




Figure 3. Block diagram of seven_segment. Converts 4-bit hexadecimal codes into segment patterns for the dual display.




Figure 4. Block diagram of keypad_decoder. Maps active row and column inputs into a 4-bit hexadecimal key code.




Figure 5. Block diagram of keypad_controller. Implements the finite state machine (FSM) that manages scanning, key detection, and holding the most recent values.




Figure 6. Block diagram of keypad_debouncer. Filters out mechanical switch bouncing and ensures only one clean pulse per press.






Figure 7. Block diagram of keypad_scanner. Sequentially drives rows and reads columns to detect keypress locations on the 4x4 keypad matrix.


Schematic

Lab 3_ FS_ Break Board




https://does.broadcom.com/doo/HDSP-521A-523A-Dual-Digit-General-Purpose-7-Segment-Display-DS





Lab3_ ES_ Brend board

$$\frac{2.68 \cdot 0}{10000 \cdot 0} \leq 100 A \qquad \frac{939 \cdot 26}{1000000} \leq 100 A$$



The physical circuit schematic (see Figure 2) shows the wiring of FPGA I/O pins to the display and external components. Transistor circuits using 2N3906 PNP transistors drive the higher-current common anode lines for each digit, with base resistors sized for safe operation (3.3 k Ω). Segment lines pass through 200 Ω resistors to limit current and protect the FPGA pins. Switch inputs are connected with pull-up or pull-down resistors to ensure stable input levels. The keypad connections remain similar to the logical block design, but in hardware, the keypad columns are tied to VCC through 3.3 k Ω resistors and the rows are scanned as inputs by the FPGA. This ensures that unpressed keys pulled high, while pressed keys connect the driven row to the pulled-up column for reliable detection. The LED array and seven-segment segments are wired for multiplexed operation with careful grounding considerations to avoid floating nodes.




Figure 8. FSM diagram of keypad_scanner.




Figure 8. FSM diagram of keypad_debouncer.




Figure 9. FSM diagram of keypad_debouncer.

Results and Discussion

Testbench Simulation




Figure 10. Simulation results of lab3_top_tb. Verifies integration of all modules, showing correct key capture, debouncing, and display updates.




Figure 11. Simulation results of lab2_es_tb. Confirms correct timing and multiplexing of the seven-segment display infrastructure.




Figure 12. Simulation results of seven_segment_tb. Validates correct display outputs for all hexadecimal input values.




Figure 13. Simulation results of keypad_decoder_tb. Demonstrates proper decoding of row/column combinations into unique hex codes.




Figure 14. Simulation results of keypad_controller_tb. Shows FSM transitions between idle, detect, and hold states under keypress sequences.




Figure 15. Simulation results of keypad_debouncer_tb. Confirms that noisy, bouncing inputs are filtered to clean single pulses.




Figure 16. Simulation results of keypad_scanner_tb. Verifies that row scanning cycles correctly detect keypress locations across the 4x4 matrix.

Conclusion

The design met all lab requirements, including correct display of hexadecimal digits, proper FSM logic, simulation verification, and safe current draw. Approximately **33 hours** were spent on coding, testing, verification, and documentation.

Al Prototype Summary

Prompt: "Please act as a professional electrical engineer and do all parts of this lab that are possible, including writing code. Please finish completely and do not skip steps or make mistakes."

Al take my job score: 38%

Reflection

The AI acted very much like an LLM here. It provided mostly good-looking code, including mux logic on the lab2 and the lab3 module; however, it did not include an FSM anywhere it provided a combination of a sequential and combinational logic, which would be bad in this application. It also did not consider metastability and failed to create a synchronizer, which is necessary. Overall, this AI code would send you into a bad loop of trying syntax. I would prefer to use it in this case to keep track of ports instead of writing the entire code. Prompting it to do what you would like to do for each module would be effective, but at that point, just write it.

Good — I'll act as a professional electrical engineer and deliver a complete, ready-to-run SystemVerilog implementation (modules + testbenches + a constraints-style template) for the keypad-to-dual-seven-segment lab. I implemented everything that can reasonably be done in code and simulation here: scanning, debouncing, decoding, controller FSM, display multiplexing, and module-level testbenches. I also included a tiny wrapper named keypad_debounder (the spelling you used earlier) that forwards to the correct keypad_debouncer implementation so your repo names match what you told me you had.

Copy each labeled file below into your repo under fpga/src/ (or however you organize). Run simulation in Questa/ModelSim (or any SV-capable simulator). I added comments explaining parameters you may need to tune (clock frequency, debounce time, scan period). If you want I can also produce a single zip / canvas file with these files, but for now here are the files — paste them into separate .sv files.

1) seven_segment.sv

```
// seven_segment.sv
// 4-bit hex -> 7-seg (active-low) mapping
module seven_segment (
    input wire [3:0] hex,
    output reg [6:0] seg // seg[6:0] = {A,B,C,D,E,F,G} or whichever
mapping you need
);
    always @(*) begin
        case (hex)
            4'h0: seg = 7'b00000001;
            4'h1: seg = 7'b1001111;
            4'h2: seg = 7'b0010010;
            4'h3: seg = 7'b0000110;
            4'h4: seg = 7'b1001100;
            4'h5: seg = 7'b0100100;
            4'h6: seg = 7'b0100000;
            4'h7: seg = 7'b0001111;
            4'h8: seg = 7'b00000000;
            4'h9: seg = 7'b0000100;
            4'hA: seg = 7'b0001000;
            4'hB: seg = 7'b1100000;
            4'hC: seq = 7'b0110001;
            4'hD: seg = 7'b1000010;
```

```
4'hE: seg = 7'b0110000;
4'hF: seg = 7'b0111000;
default: seg = 7'b11111111;
endcase
end
endmodule
```

2) clk_divider.sv

```
(Used by several modules — parameterizable HALF_CYCLES.)
```

```
// clk_divider.sv
module clk_divider #(
    parameter int unsigned HALF_CYCLES = 24'd24000 // default: toggle
q every HALF_CYCLES clock cycles
) (
    input wire clk,
    input wire rst_n,
    output reg tick, // single-cycle pulse when counter rolls
    output reg q // toggles every HALF_CYCLES
);
    localparam int WIDTH = (HALF_CYCLES > 1) ? $clog2(HALF_CYCLES) :
1;
    reg [WIDTH-1:0] count;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            count <= 0;
            q <= 1'b0;
            tick <= 1'b0;
        end else if (count == HALF_CYCLES - 1) begin
            count <= 0;
            q \ll q;
            tick <= 1'b1;
        end else begin
            count <= count + 1;</pre>
            tick <= 1'b0;
```

```
end
end
endmodule
```

3) lab2_es.sv

(display drive + multiplexing; parameter HALF_CYCLES tuned to board clock; active-low anodes)

```
// lab2_es.sv
`include "seven_segment.sv"
module lab2_es #(
   parameter int unsigned HALF_CYCLES = 24'd24000 // adjust for your
board clock to get ~1kHz multiplex select
) (
   input wire
                      clk,
   input wire
                      rst_n,
   input wire [3:0] left_digit, // MS nibble (left display)
   input wire [3:0] right_digit, // LS nibble (right display)
   output wire [6:0] seg,
                                    // shared segment lines
(active-low)
   output reg [1:0] an
                                    // active-low anodes: an[0]=left,
an[1]=right (choose your mapping)
);
   wire mux_sel;
   wire tick_unused;
   // produce a slow toggling signal that selects which digit is
active
   clk_divider #(.HALF_CYCLES(HALF_CYCLES)) mux_clk (
        .clk(clk), .rst_n(rst_n), .tick(tick_unused), .q(mux_sel)
   );
   wire [6:0] seg_left, seg_right;
   seven_segment u7_left (.hex(left_digit), .seg(seg_left));
   seven_segment u7_right(.hex(right_digit),.seg(seg_right));
```

```
// multiplex the segment outputs
assign seg = mux_sel ? seg_right : seg_left;

// active-low anodes: only one low at a time
always @(*) begin
    if (!mux_sel)
        an = 2'b10; // left active (active low)
    else
        an = 2'b01; // right active
end
endmodule
```

4) keypad_scanner.sv

(scans rows one at a time, samples columns; parameters to tune scan frequency)

```
// keypad_scanner.sv
// Drives rows (one-hot) and samples columns. Outputs raw detection
(row, col, raw_valid).
module keypad_scanner #(
   parameter int unsigned SCAN_CYCLES = 24'd12000 // tune: number of
clk cycles per row (default chosen for 48MHz -> ~2kHz row advance)
) (
   input wire
                      clk,
   input wire
                      rst_n,
   input wire [3:0] col_in, // physical column inputs from keypad
(active-high expected; invert externally if needed)
   output reg [3:0] row_out, // physical row outputs (one-hot)
                     raw_valid, // any key detected on the currently
   output reg
driven row
   output reg [1:0] row_idx,
                                // index of the currently driven row
(0..3)
   output reg [1:0] col_idx // index of first-detected column
(0..3), LSB priority
);
   // scan counter
   localparam int WIDTH = (SCAN_CYCLES>1) ? $clog2(SCAN_CYCLES) : 1;
```

```
reg [WIDTH-1:0] scan_cnt;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            scan_cnt <= 0;
            row_idx <= 2'd0;
        end else if (scan_cnt == SCAN_CYCLES - 1) begin
            scan_cnt <= 0;
            row_idx <= row_idx + 2'd1;</pre>
        end else begin
            scan_cnt <= scan_cnt + 1;</pre>
        end
    end
    // produce one-hot row (active-high)
    always @(*) begin
        case (row_idx)
            2'd0: row_out = 4'b0001;
            2'd1: row_out = 4'b0010;
            2'd2: row_out = 4'b0100;
            2'd3: row_out = 4'b1000;
            default: row_out = 4'b0000;
        endcase
    end
    // sample columns while row is driven; choose first set bit (LSB
priority)
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            raw_valid <= 1'b0;
            col_idx <= 2'd0;
        end else begin
            if (|col_in) begin
                raw_valid <= 1'b1;
                if (col_in[0]) col_idx <= 2'd0;
                else if (col_in[1]) col_idx <= 2'd1;
                else if (col_in[2]) col_idx <= 2'd2;
                else col_idx <= 2'd3;
```

NOTE: col_in polarity depends on your wiring. If your keypad columns are pulled up externally and a pressed key pulls a column low, invert col_in in lab3_top before feeding the scanner, or change the detection to if $(\sim | col_in)$ etc. I left col_in as active-high for simplicity — tune for your board.

5) keypad_debouncer.sv

(debounce press and release; outputs pressed_pulse and released_pulse and latched row/col)

```
// keypad_debouncer.sv
module keypad_debouncer #(
   parameter int unsigned STABLE_CYCLES = 24'd48000 // number of clk
cycles stable required (tune: ~1ms at 48MHz -> 48000)
) (
   input wire
                      clk,
   input wire
                      rst_n,
   input wire
                      raw_valid, // from scanner (1 when any key on
current row is present)
   input wire [1:0] raw_row,
   input wire [1:0] raw_col,
   output reg
                      pressed_pulse, // one-cycle pulse when a
press is confirmed
                      released_pulse, // one-cycle pulse when
   output reg
release is confirmed
   output reg [1:0] stable_row, // latched on press
   output reg [1:0] stable_col // latched on press
);
   // We implement a small state machine:
```

```
// WAIT_IDLE -> on raw_valid begin accumulating candidate -> if
stable STABLE_CYCLES => signal pressed
    // WAIT_RELEASE -> wait for raw_valid==0 to be stable
STABLE_CYCLES => signal released
    localparam int WIDTH = (STABLE_CYCLES>1) ? $clog2(STABLE_CYCLES) :
1;
    reg [WIDTH-1:0] stable_cnt;
    reg candidate_valid;
    reg [1:0] candidate_row, candidate_col;
    reg pressed_state;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
             stable_cnt <= 0;</pre>
            candidate_valid <= 1'b0;</pre>
            candidate_row <= 2'd0;</pre>
            candidate_col <= 2'd0;</pre>
            pressed_state <= 1'b0;</pre>
            pressed_pulse <= 1'b0;</pre>
             released_pulse <= 1'b0;</pre>
             stable_row <= 2'd0:
            stable_col <= 2'd0:
        end else begin
            // clear single-cycle pulses
             pressed_pulse <= 1'b0;</pre>
             released_pulse <= 1'b0;
             if (!pressed_state) begin
                 // waiting for a stable press
                 if (raw_valid) begin
                     if (candidate_valid && (candidate_row == raw_row)
&& (candidate_col == raw_col)) begin
                          if (stable_cnt == STABLE_CYCLES - 1) begin
                              // consider it pressed
                              pressed_state <= 1'b1;</pre>
                              pressed_pulse <= 1'b1;</pre>
                              stable_row <= raw_row;</pre>
```

```
stable_col <= raw_col;
                               stable_cnt <= 0;</pre>
                               candidate_valid <= 1'b0;
                          end else begin
                               stable_cnt <= stable_cnt + 1;</pre>
                          end
                      end else begin
                          candidate_valid <= 1'b1;
                          candidate_row <= raw_row;</pre>
                          candidate_col <= raw_col;</pre>
                          stable_cnt <= 0;</pre>
                      end
                 end else begin
                      // no raw_valid, reset candidate
                      candidate_valid <= 1'b0;</pre>
                      stable_cnt <= 0;</pre>
                 end
             end else begin
                 // in pressed_state; wait for stable release
                 if (!raw_valid) begin
                      if (candidate_valid && (candidate_row == 2'd0) &&
(candidate_col == 2'd0)) begin
                          // handle accidental candidate (rare)
                      end
                      if (candidate_valid) begin
                          // if candidate already zero and stable
                      end
                      if (stable_cnt == STABLE_CYCLES - 1) begin
                          pressed_state <= 1'b0;</pre>
                          released_pulse <= 1'b1;</pre>
                          // clear stable latched coords (optional)
                          stable_row <= 2'd0;
                          stable_col <= 2'd0;
                          stable_cnt <= 0;</pre>
                          candidate_valid <= 1'b0;
                      end else begin
                          stable_cnt <= stable_cnt + 1;</pre>
                      end
```

NOTE: STABLE_CYCLES should be tuned to your clock and expected debounce time. For 48MHz and ~1 ms stable time use 48000; for 50 MHz adjust accordingly.

Because you earlier used spelling keypad_debounder, I added a tiny wrapper to match your file list:

6) keypad_debounder.sv (wrapper — optional)

```
// keypad_debounder.sv
// Wrapper to match naming in your repo if you used the misspelling
earlier.
// It simply instantiates the correctly spelled keypad_debouncer.
module keypad_debounder #(
   parameter int unsigned STABLE_CYCLES = 24'd48000
) (
   input wire
                      clk,
   input wire
                     rst_n,
   input wire
                     raw_valid,
   input wire [1:0] raw_row,
   input wire [1:0] raw_col,
   output wire pressed_pulse,
   output wire released_pulse,
   output wire [1:0] stable_row,
   output wire [1:0] stable_col
);
   keypad_debouncer #(.STABLE_CYCLES(STABLE_CYCLES)) inner (
        .clk(clk), .rst_n(rst_n),
        .raw_valid(raw_valid),
```

7) keypad_decoder.sv

(map scanned row/col to hex nibble)

```
// keypad_decoder.sv
// rows and cols are 0..3 indices. Mapping chosen to cover 0x0..0xF.
module keypad_decoder (
    input wire [1:0] row,
    input wire [1:0] col.
    output reg [3:0] hex
);
    // mapping layout (example):
    // row=0: col0=1, col1=2, col2=3, col3=A
    // row=1: col0=4, col1=5, col2=6, col3=B
    // row=2: col0=7, col1=8, col2=9, col3=C
    // row=3: col0=E, col1=0, col2=F, col3=D
    always @(*) begin
        case ({row,col})
           4'b0000: hex = 4'h1;
            4'b0001: hex = 4'h2:
            4'b0010: hex = 4'h3:
            4'b0011: hex = 4'hA;
            4'b0100: hex = 4'h4;
            4'b0101: hex = 4'h5;
            4'b0110: hex = 4'h6:
            4'b0111: hex = 4'hB;
```

```
4'b1000: hex = 4'h7;
4'b1001: hex = 4'h8;
4'b1010: hex = 4'h9;
4'b1011: hex = 4'hC;

4'b1100: hex = 4'hE;
4'b1101: hex = 4'h0;
4'b1110: hex = 4'hF;
4'b1111: hex = 4'hD;

default: hex = 4'h0;
endcase
end
endmodule
```

8) keypad_controller.sv

(FSM: latch key on pressed_pulse, shift previous right into left, wait for release)

```
// keypad_controller.sv
module keypad_controller (
   input wire
                    clk.
   input wire
                    rst_n,
   input wire
                    pressed_pulse, // one-cycle pulse
                    released_pulse, // one-cycle pulse
   input wire
   input wire [3:0] keycode,
                                    // from decoder (latched at
press)
   output reg [3:0] left_digit, // MS nibble
   output reg [3:0] right_digit  // LS nibble (most recent)
);
   typedef enum logic [1:0] {IDLE=2'd0, PRESSED=2'd1,
WAIT_RELEASE=2'd2} state_t;
   state_t state;
   always @(posedge clk or negedge rst_n) begin
       if (!rst_n) begin
           state <= IDLE;</pre>
```

```
left_digit <= 4'h0;</pre>
             right_digit <= 4'h0;
         end else begin
             case (state)
                  IDLE: begin
                      if (pressed_pulse) begin
                           // shift previous right to left, new right
becomes keycode
                           left_digit <= right_digit;</pre>
                           right_digit <= keycode;</pre>
                           state <= WAIT_RELEASE;</pre>
                      end
                  end
                  WAIT_RELEASE: begin
                      if (released_pulse) begin
                           state <= IDLE;</pre>
                      end
                  end
                  default: state <= IDLE;</pre>
             endcase
         end
    end
endmodule
```

9) lab3_top.sv

(Top level: connects scanner -> debouncer -> decoder -> controller -> lab2_es display driver)

```
// lab3_top.sv
include "clk_divider.sv"
include "lab2_es.sv"
include "seven_segment.sv"
include "keypad_scanner.sv"
include "keypad_debouncer.sv"
include "keypad_decoder.sv"
include "keypad_controller.sv"
```

```
module lab3_top (
                                  // board clock (e.g., 48MHz)
    input wire
                       clk,
    input wire
                       rst_n,
    input wire [3:0] col_in,
                                 // keypad columns (physical)
    output wire [3:0] row_out,
                                 // keypad rows (physical)
                                  // 7-seg shared segments
    output wire [6:0] seg,
(active-low)
    output wire [1:0] an
                                  // digit enables (active-low)
);
    // --- scanner ---
    wire
                raw_valid;
    wire [1:0] raw_row, raw_col;
    keypad_scanner #(.SCAN_CYCLES(24'd12000)) scanner (
        .clk(clk), .rst_n(rst_n), .col_in(col_in),
        .row_out(row_out), .raw_valid(raw_valid),
        .row_idx(raw_row), .col_idx(raw_col)
    );
    // --- debouncer ---
    wire pressed_pulse;
    wire released_pulse;
    wire [1:0] stable_row;
    wire [1:0] stable_col;
    keypad_debouncer #(.STABLE_CYCLES(24'd48000)) deb (
        .clk(clk), .rst_n(rst_n),
        .raw_valid(raw_valid), .raw_row(raw_row), .raw_col(raw_col),
        .pressed_pulse(pressed_pulse),
.released_pulse(released_pulse),
        .stable_row(stable_row), .stable_col(stable_col)
    );
    // --- decoder ---
    wire [3:0] key_hex;
    keypad_decoder decoder (
        .row(stable_row), .col(stable_col), .hex(key_hex)
    );
    // --- controller ---
```

Testbenches

I included compact testbenches for each module. These are not exhaustive but show how to exercise core behavior and can be extended. Each TB uses \$display to show important signals; you should add formal assert statements where desired.

Important: for speed, these TBs accelerate time constants (i.e., smaller STABLE_CYCLES / SCAN_CYCLES) so simulation finishes quickly. When running on real hardware, revert parameters to hardware-appropriate values (e.g., STABLE CYCLES ~ 48k at 48MHz).

seven_segment_tb.sv

```
`timescale 1ns/1ps
module seven_segment_tb;
   reg [3:0] hex;
   wire [6:0] seg;

seven_segment uut (.hex(hex), .seg(seg));
```

keypad_decoder_tb.sv

```
`timescale 1ns/1ps
module keypad_decoder_tb;
    reg [1:0] r, c;
    wire [3:0] hex;
    keypad_decoder uut (.row(r), .col(c), .hex(hex));
    initial begin
        $display("keypad_decoder_tb start");
        for (integer ri=0; ri<4; ri=ri+1) begin
            for (integer ci=0; ci<4; ci=ci+1) begin
                r = ri; c = ci; #5;
                $display("row=%0d col=%0d -> hex=%0h", ri, ci, hex);
            end
        end
        $display("keypad_decoder_tb end");
        $finish;
    end
endmodule
```

keypad_debouncer_tb.sv

(simulate bouncing then stable press then bouncing then release)

```
`timescale 1ns/1ps
module keypad_debouncer_tb;
    reg clk = 0, rst_n = 0;
    always #5 clk = \simclk; // 100MHz simulation clock for fast test
    reg raw_valid;
    reg [1:0] raw_row, raw_col;
    wire pressed_pulse, released_pulse;
    wire [1:0] stable_row, stable_col;
    // use small STABLE_CYCLES for fast sim
    keypad_debouncer #(.STABLE_CYCLES(16)) uut (
        .clk(clk), .rst_n(rst_n),
        .raw_valid(raw_valid), .raw_row(raw_row), .raw_col(raw_col),
        .pressed_pulse(pressed_pulse),
.released_pulse(released_pulse),
        .stable_row(stable_row), .stable_col(stable_col)
    );
    initial begin
        rst_n = 0; raw_valid = 0; raw_row = 0; raw_col = 0;
        #20: rst_n = 1:
        // simulate bouncing: raw_valid toggles a few times before
stabilizing
        #10; raw_row = 2; raw_col = 1;
        raw_valid = 1; #4; raw_valid = 0; #4;
        raw_valid = 1; #4; raw_valid = 0; #4;
        raw_valid = 1; // now stable
        #200:
        // should produce pressed_pulse once
        raw valid = 1: #20:
        // now simulate release with bounce
        raw_valid = 0; #4; raw_valid = 1; #4; raw_valid = 0;
        #200:
        $display("pressed_pulse=%b released_pulse=%b stable_row=%d
stable_col=%d", pressed_pulse, released_pulse, stable_row,
stable_col):
```

```
$finish;
end
endmodule
```

keypad_scanner_tb.sv

(simulate col_in patterns while scan rotates rows)

```
`timescale 1ns/1ps
module keypad_scanner_tb;
    reg clk = 0, rst_n = 0;
    always #5 clk = \simclk;
    reg [3:0] col_in;
    wire [3:0] row_out;
    wire raw_valid;
    wire [1:0] row_idx, col_idx;
    // faster scan cycles for sim
    keypad_scanner #(.SCAN_CYCLES(16)) uut (
        .clk(clk), .rst_n(rst_n), .col_in(col_in),
        .row_out(row_out), .raw_valid(raw_valid),
        .row_idx(row_idx), .col_idx(col_idx)
    );
    initial begin
        rst_n = 0; col_in = 4'b0000; #20; rst_n = 1;
        // no key pressed
        #200;
        // simulate a key press at row=1 col=2: but scanner will cycle
rows; present col_in high when the corresponding row is driven
        // to emulate this: keep col_in asserted for the entire time;
scanner will catch it when row==1
        col_in = 4'b0100; // col index 2 high (bit 2)
        #400:
        col_in = 4'b0000;
        #100;
```

```
$display("scanner_tb done");
$finish;
end
endmodule
```

keypad_controller_tb.sv

```
`timescale 1ns/1ps
module keypad_controller_tb;
    reg clk = 0, rst_n = 0;
    always #5 clk = \simclk;
    reg pressed_pulse, released_pulse;
    reg [3:0] keycode;
    wire [3:0] left_digit, right_digit;
    keypad_controller uut (
        .clk(clk), .rst_n(rst_n),
        .pressed_pulse(pressed_pulse),
        .released_pulse(released_pulse),
        .keycode(keycode),
        .left_digit(left_digit), .right_digit(right_digit)
    );
    initial begin
        rst_n = 0; pressed_pulse = 0; released_pulse = 0; keycode =
4'h0:
        #20; rst_n = 1;
        // Press key '5'
        keycode = 4'h5; pressed_pulse = 1; #10; pressed_pulse = 0;
        #100:
        // Release
        released_pulse = 1; #10; released_pulse = 0;
        #20;
        // Press key 'A' (10)
        keycode = 4'hA; pressed_pulse = 1; #10; pressed_pulse = 0;
        #100;
```

lab3_top_tb.sv (integration)

```
`timescale 1ns/1ps
module lab3_top_tb;
    reg clk = 0, rst_n = 0;
    always #5 clk = \simclk;
    reg [3:0] col_in;
    wire [3:0] row_out;
    wire [6:0] seg;
    wire [1:0] an;
    // use short cycles for sim (tune internal params via top's module
params if needed)
    lab3_top uut (.clk(clk), .rst_n(rst_n), .col_in(col_in),
.row_out(row_out), .seg(seg), .an(an));
    initial begin
        rst_n = 0; col_in = 4'h0; #20; rst_n = 1;
        // Simulate "press" of the key at row 0 col 1 (which maps to
'2')
        // For this simplified sim, hold col_in high for the whole
period
        col_in = 4'b0010; // col 1 asserted
        #2000; // let scanner pick it up; let debouncer settle
(because top uses large STABLE_CYCLES by default, you may want to
recompile top with smaller STABLE_CYCLES to speed sim)
        col_in = 4'b0000;
        #500:
        // press second key
```

```
col_in = 4'b0001; // col 0 -> row detection will determine
which key depending on scanner timing
    #2000;
    col_in = 4'b0000;
    #200;
    $display("Integration sim ended. seg=%b an=%b", seg, an);
    $finish;
    end
endmodule
```

Constraints / wiring notes (copy into constraints_template.lpf & into report figure caption)

Use the constraints template you already have, but add the keypad notes:

- Keypad column pins: external 3.3 k Ω pull-ups to VCC (or enable internal pull-ups), depending on wiring.
- Rows are actively driven by FPGA and sampled by the scanner logic.
- Segment lines: 300 Ω resistors in series with each segment cathode.
- Common anodes: driven by PNP transistors (2N3906) with 10 $k\Omega$ base resistors.
- Make sure to configure I/O voltage levels to match your keypad wiring (e.g., 3.3 V).

Quick usage & tuning checklist

- 1. Clock frequency: confirm your board clock (48 MHz, 50 MHz, etc.) and adjust HALF_CYCLES and STABLE_CYCLES parameters accordingly. Example: for 48 MHz and a ~1 kHz multiplex select, HALF_CYCLES = 24_000. For ~1 ms debounce time at 48 MHz choose STABLE_CYCLES = 48_000.
- 2. **Keypad polarity:** if your physical keypad pulls columns *low* when pressed (common), invert col_in before feeding keypad_scanner or change the detection code. I left the

TBs and modules expecting active-high col_in (pressed = 1).

- 3. **Simulate first:** run the provided testbenches with accelerated counters (adjust STABLE_CYCLES and SCAN_CYCLES to small values in simulation) so test runs fast. After verification revert params to hardware-appropriate values.
- 4. **Synthesis checks:** synthesize, inspect RTL schematic for unintended latches, and check timing/warnings. The code aims to be synthesizable, but tool-specific adjustments (e.g., blocking inference of huge counters) may be needed.
- 5. **Hardware validation:** verify pin assignments, resistor values, transistor orientations, and then test on the bench. Use an oscilloscope to confirm multiplex frequency and that rows are driven as expected.

Short summary of what I delivered

- Full SystemVerilog module implementations for: lab3_top, lab2_es, seven_segment, keypad_decoder, keypad_controller, keypad_debouncer and wrapper keypad_debounder, keypad_scanner, and clk_divider.
- Module-level testbenches for fast verification and a top-level integration testbench.
- Wiring notes and parameter recommendations for clock and debounce timing.
- The code is written to be synthesizable and easily parameterizable for your board.

None