NES in Verilog
Clone or download
Latest commit e20b5c0 Jan 3, 2014
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
loader First version Jan 3, 2014
src First version Jan 3, 2014
xilinx First version Jan 3, 2014
COPYING First version Jan 3, 2014
README.md First version Jan 3, 2014

README.md

fpganes

This is the source code for my FPGA NES.

It's designed to run on the Nexys4 board and built with Xilinx ISE.

Use "loader" to download ROMS to it over the built-in UART.

"loader" also transmits joypad commands from my USB joypad to the FPGA across UART.