Report


module structure

```
- Report.pdf
                             // 測加密後解密
        tb_test.v
        tb_practice.v
                             // 原本的testbench
        - Serpent
                             // 加密用的
             - encrypt
                — encryption.v // 32 rounds
                 round.v
                         // Key mixing → S box → Transformation
               S_box.v
                            // S box
             - decrypt
                         // 解密用的
                 - decryption.v // 32 rounds, 倒過來
                — round_inv.v // Transformation_inv → S_box_inv → Key
mixing
               S_box_inv.v // Inverse S box
              keygen
                        // 生33個key用的
                — key_gen.v // 生33個key用的
             - codegen.py // 輔助用的
```

Test

```
iverilog tb_test.v
vvp a.out
iverilog tb_practice.v
vvp a.out
```


Result for tb_practice.v



```
PS C:\Users\sam\Downloads\Serpent> iverilog.exe .\tb_test.v
PS C:\Users\sam\Downloads\Serpent> iverilog.exe .\tb_practice.v
PS C:\Users\sam\Downloads\Serpent> vvp.exe .\a.out
VCD info: dumpfile top.vcd opened for output.
6aef70fcl37b2bb40ccbcddc0b9cc7ld
c7358b9f22020ff974c7ec488fa143fd
ff30ccl2fbf44flec52784b3c439a8f7
e5ae3a7ceb449f8cdcdfl133b56a936e
ef0304cb03b23593bc5f97319b9af606
2f0459b824d85b312afaed864ce4fea9
```


說明

Encryption:



每個cycle生4個omega,也就是一個key,總共33把key,要33個cycle;每個cycle生下一個state,pipeline做,第一把要等一個cycle,剩下的32個cycle,做32個round。故encryption要33個cycle,而input可以每個cycle都進來。

Decryption:





Decryption key要倒著xor,所以要先等key出來,故要33+32個cycle才能結束 decryption。如果key先算好則可以只要32 cycle就結束。

Test on board

```
always @(*)
begin
     case ( axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
       4'h0 : reg_data_out <= slv_reg0;
        4'h1
              : reg data out <= slv regl;
       4'h2
              : reg_data_out <= slv_reg2;
        4'h3 : reg_data_out <= slv_reg3;
        4'h4
              : reg_data_out <= slv_reg4;
        4'h5
              : reg_data_out <= slv_reg5;
        4'h6 : reg_data_out <= slv_reg6;
        4'h7
              : reg_data_out <= slv_reg7;
        4'h8
               : reg_data_out <= slv_reg8;
              : reg_data_out <= slv_reg9;
        4'hA
              : reg_data_out <= out_128[127:96];
        4'hB
               : reg_data_out <= out_128[95:64];
              : reg_data_out <= out_128[63:32];
        \label{eq:alphabeta} \mbox{4'hD} \quad : \mbox{ reg\_data\_out <= out\_128[31:0];}
        4'hE
              : reg_data_out <= slv_regl4;
       4'hF : reg_data_out <= out_32[31:0];
       default : reg_data_out <= 0;</pre>
end
Serpent dut( .i_clk( S_AXI_ACLK ),
                .i_resetn( slv_reg14[0]),
                .i dir( slv reg14[1] ),
                .i\_key(\ \{64'h0001020304050607,\ slv\_reg9,\ slv\_reg8,\ slv\_reg7,\ slv\_reg6,\ slv\_reg5,\ slv\_reg4\}\ ),
                .i_new_block( slv_reg14[2] ),
                .i_data( {slv_reg3, slv_reg2, slv_reg1, slv_reg0} ),
                .o_ready( out_32[0] ),
                 .o_output( out_128 ) );
```

Resource





```
63
          uint32_t current_state;
64
65
          // 0~3 state
66
          *((uint32_t *)BASE_IP + 0) = 0xdeadbeef;
67
          *((uint32_t *)BASE_IP + 1) = 0x0;
          *((uint32_t *)BASE_IP + 2) = 0x0;
*((uint32_t *)BASE_IP + 3) = 0x0;
68
69
 70
71
          // 4~9 key (upper 64 bits fixed 64'h0001020304050607)
72
73
          *((uint32_t *)BASE_IP + 4) = 0x1c1d1e1f;
*((uint32_t *)BASE_IP + 5) = 0x18191a1b;
74
          *((uint32_t *)BASE_IP + 6) = 0x14151617;
75
76
          *((uint32_t *)BASE_IP + 7) = 0x10111213;
*((uint32_t *)BASE_IP + 8) = 0x0c0d0e0f;
          *((uint32_t *)BASE_IP + 9) = 0x08090a0b;
 77
78
 79
          // encrypt
80
          current_state = (0*RESET) + (1*DIR) + (1*NEW_BLOCK);
81
          *((uint32_t *)BASE_IP + 14) = current_state; // set current state
82
          current_state = (1*RESET) + (1*DIR) + (1*NEW_BLOCK);
83
          *((uint32_t *)BASE_IP + 14) = current_state; // set current state
84
          current_state = (1*RESET) + (1*DIR) + (0*NEW_BLOCK);
85
          *((uint32_t *)BASE_IP + 14) = current_state; // set current state
86
         xil_printf("%8X \n\r", *((uint32_t *)BASE_IP + 10));
xil_printf("%8X \n\r", *((uint32_t *)BASE_IP + 11));
xil_printf("%8X \n\r", *((uint32_t *)BASE_IP + 12));
xil_printf("%8X \n\r", *((uint32_t *)BASE_IP + 13));
87
88
89
90
91
🖳 Console 📮 Vitis Serial Terminal 🖂 👂 Executables 🖺 Vitis Log 🙎 Problems 📓 Debugger Console
Connected to: Serial ( COM4, 115200, 0, 8)
C0779FA4
7E4A75B4
A4631F8D
6B42EF59
```