What and why single-cycle routers?

Single-cycle routers are routers with router latency of 1. When there is no congestion, the packet can leave the router 1 cycle after it enters the router.

Single-cycle router is assumed when we want to minimize the effect that hardware constraints have on the network performance.

How to run single-cycle routers in BookSim?

Unfortunately, we are not able to configure the routers to be single-cycle without modifying the code. By default, the router latency in BookSim is 4 cycles. Changing the delays (routing_delay, vc_alloc_delay, sw_alloc_delay, st_final_delay) to 0 will cause an assertion error.

The InternalStep function in iq router.cpp has to be modified as follows.

```
void IQRouter:: InternalStep()
#ifdef SINGLE CYCLE
{
 if(! active) {
   return;
  InputQueuing();
 bool activity = ! proc credits.empty();
 if(! route vcs.empty()){
   _RouteEvaluate();
 if(! route vcs.empty()) {
   RouteUpdate();
   activity = activity || ! route vcs.empty();
  }
  if( vc allocator) {
    vc allocator->Clear();
   if(! vc alloc vcs.empty()){
     _VCAllocEvaluate();
    }
  if(! vc alloc vcs.empty()) {
   _VCAllocUpdate();
   activity = activity || !_vc_alloc_vcs.empty();
  if( hold switch for packet) {
    if(! sw hold vcs.empty()){
     _SWHoldEvaluate();
  }
  if( hold switch for packet) {
```

```
if(! sw hold vcs.empty()) {
      _SWHoldUpdate();
     activity = activity || ! sw hold vcs.empty();
    }
 }
  sw allocator->Clear();
 if( spec sw allocator)
    _spec_sw_allocator->Clear();
  if(! sw alloc vcs.empty()){
    _SWAllocEvaluate();
 if(!_sw_alloc_vcs.empty()) {
   SWAllocUpdate();
   activity = activity || ! sw alloc vcs.empty();
  if(! crossbar flits.empty()){
    _SwitchEvaluate();
 if(! crossbar flits.empty()) {
    SwitchUpdate();
   activity = activity || !_crossbar_flits.empty();
 _active = activity;
 OutputQueuing();
  bufferMonitor->cycle();
  switchMonitor->cycle();
#else
 if(! active) {
   return;
  InputQueuing();
 bool activity = !_proc_credits.empty();
 if(! route vcs.empty())
    RouteEvaluate();
  if( vc allocator) {
    vc allocator->Clear();
   if(! vc alloc vcs.empty())
      _VCAllocEvaluate();
 if( hold switch for packet) {
    if(! sw hold vcs.empty())
      _SWHoldEvaluate();
```

```
sw allocator->Clear();
  if( spec sw allocator)
     spec sw allocator->Clear();
  if(! sw alloc vcs.empty())
     SWAllocEvaluate();
  if(! crossbar flits.empty())
    SwitchEvaluate();
  if(! route vcs.empty()) {
    RouteUpdate( );
   activity = activity || ! route vcs.empty();
  if(! vc alloc vcs.empty()) {
    VCAllocUpdate();
   activity = activity || ! vc alloc vcs.empty();
  if( hold switch for packet) {
    if(! sw hold vcs.empty()) {
      SWHoldUpdate();
     activity = activity || ! sw hold vcs.empty();
    }
  if(! sw alloc vcs.empty()) {
    SWAllocUpdate();
   activity = activity || ! sw alloc vcs.empty();
 if(! crossbar flits.empty()) {
    SwitchUpdate();
   activity = activity || ! crossbar flits.empty();
 active = activity;
  OutputQueuing();
  _bufferMonitor->cycle();
 _switchMonitor->cycle();
#endif
```

The above code has 2 versions of InternalStep: single-cycle and original BookSim code, separated by conditional macros. To use the single-cycle router code, we have to #define SINGLE_CYCLE, which can be done in the Makefile, as shown below.

```
LEX = flex
YACC = bison -v
DEFINE = -D SINGLE_CYCLE
INCPATH = -I. -Iarbiters -Iallocators -Irouters -Inetworks -Ipower
CPPFLAGS += -Wall $(INCPATH) $(DEFINE)
CPPFLAGS += -03
CPPFLAGS += -9
LFLAGS +=
PROG := booksim
```