
FRISC-V

Mikroarhitektura puta podataka


Put podataka v1.0

- AR1R
 - Osnovne AL naredbe
 - *Operacija* rd,rs1,rs2
 - add, sub, and, or, xor, sll, srl, sra, slt, sltu

CONTROL LOGIC







RISC-V R-format Instructions






Kako procesor zna koje registre izabrati?

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

- Instruction fields
 - opcode: operation code
 - rd: destination register number
 - funct3: 3-bit function code (additional opcode)
 - rs1: the first source register number
 - rs2: the second source register number
 - funct7: 7-bit function code (additional opcode)











ARCHITECTURE AND APPLICATION RESEARCH CENTER




















- Drugi operand može biti i neposredna vrijednost
 - addi, andi, ori, xori, slli, srli, srai, slti, sltiu

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

- RISC-V I-format Instructions
 - Immediate arithmetic
 - rs1: source
 - immediate: constant operand
 - 2s-complement, sign extended
- Kako ovo implementirati u našem putu podataka?






- AR1R
- Posebne AL naredbe:
 - lui
 - auipc

immediate	rd	opcode
20 bits	5 bits	7 bits


RISC-V U-format Instructions

Kako ovo implementirati u našem putu podataka?









- Load i store naredbe
 - Load koristi isti format kao i AL naredbe sa immediate
 - Izračun adrese je u stvari zbrajanje rs1+imm
 - Rd za spremanje učitane vrijednost


immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

Store koristi poseban S-format


imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

- rs1: base address register number
- rs2: source operand register number
- immediate: offset added to base address
 - Imm split: so that rs1 and rs2 fields are always in the same place












- upravljačke naredbe
- Branch

AR1R

- Bcondition rs1,rs2,label
- If (rs1 condition rs2) PC= PC + sign_ext(imm13*2)

imm[12;10:5]	rs2	rs1	funct3	imm[4:1;11]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits








- upravljačke naredbe
- jal

AR1R

• rd = PC+4; PC= PC + sign_ext(imm20*2)

imm[20;10:1;11;19:12]	rd	opcode
20 bits	5 bits	7 bits






- upravljačke naredbe
- jalr
 - rd = PC+4; PC =(rs1 + sign_ext(imm12)) & 0xFFFFFFF

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits






FRISC-V


V 1.0





Put podataka v1.0


AR1R



- RV32I arhitektura skupa naredaba
- Harvard arhitektura pristupa memoriji
- Protočna arhitektura sa 5 razina
 - IF, ID, EX, MEM, WB


- · Upravljačke linije nisu prikazane zbog preglednosti
 - Kao što se može vidjeti iz slike, dijelovi puta podataka prilično su jednostavni,
 - upravljanje s njima također nije kompleksno


Put podataka v1.0




Kako generirati upravljačke signale potrebne za izvođenje opisanih naredaba?

- Kao što ste naučili u "Digitalnoj", jednostavan način generiranja upravljačkih signala može se postići strojem s konačnim brojem stanja (finite state machine - FSM)
- Pri izvođenju naredaba treba generirati upravljačke signale na rastući i na padajući brid signala vremenskog vođenja clock
- Upravljački signali ovise o:
 - Naredbi koja se izvodi
 - Nekim podacima
 - Prethodnim stanjima puta podataka
- Klasični FSM generira signale na jedan od bridova (rastući ili padajući) pa upravljačka jedinica FRISC-V koristi dvostruki **FSM**






Prvi FSM zadužen je za generiranje svih signala u neparnim poluperiodima



Drugi FSM zadužen je za generiranje svih signala u parnim poluperiodima



Upravljački signali generiraju se na temelju stanja oba stroja