
$\mathcal{C}_{\mathsf{in}}$ 

absum

## CASE: OOD



o ac immediate 0, w/o counting for carry

Sum


SUM

This also applies to CASE: 001


whether carry in is 0 or 1, it does not matter.


Carry out will remain O.


automatic and no delay.





## CAST 110 and 111











Parallel Adder 7 the addition of all bits is happening parallely; FAs are connected parallely

4 Assumption: application of input bits = immediate availability of all sum bit and carry bit at the output.

Reality: Valid output is actually available AFTER CERTAIN DELAY

Delay depends on the .

PROPAGATION OFLAY = tp (ns = ms)

internal circuit of that - amount of time for autput (in thus case)

block and the individual to be valid

logic gates. (CSC 157.01)