## Eksempler

### Kristian Søgaard Søresen

10. september 2014

#### List


```
1 library ieee;
  use ieee.std_logic_1164.all;
3
    ntity half_adder is — Initialising entity
port (a, b : in std_logic; — Defining inputs
  entity half_adder is
       sum, carry_out : out std_logic); -- Defining outputs
7
  end half_adder;
  architecture dataflow2 of half_adder is — Architecture of half_adder
10
11
     sum \le a xor b;
                                    -- (a xor b) is written to sum
   carry\_out \le a \text{ and } b; — (a \text{ and } b) \text{ is written to } carry\_out
12
13 end dataflow2;
```

### **Tabel**

| Condition             | Invalid ECs               | Valid ECs                 |
|-----------------------|---------------------------|---------------------------|
| Row                   | < 0[1]; < 15[2]           | 0 - 15[3]                 |
| Column                | <0[4];<15[5]              | 0 - 15[6]                 |
| Tiles                 | $\in \{mountains\}[7]$    | $\notin \{mountains\}[8]$ |
| $\operatorname{Unit}$ | > 1[9]; friendly unit[10] | 1[11];0[12]               |
| Unit action           | moveUnit(fortify)         |                           |

Figur 1: EC table of moveUnit

# 18W MOSFET



Graf