Lab 4b Tutorial

Data-Path Design

OVERVIEW

- In this lab we will build the and test the data-path for the 32-bit processor. Please copy the following VHDL files from the previous labs into your Lab4b folder, then add them to your project in the Add Files section of the New Project Wizard:
 - From Lab 2:
 - o "register32.vhd"
 - o "add.vhd"
 - o "mux2to1.vhd"
 - o "pc.vhd"
 - From Lab 3a:
 - o "fulladd.vhd"
 - o "adder4.vhd"
 - o "adder16.vhd"
 - o "adder32.vhd"
 - o "alu.vhd"
 - From Lab 4a:
 - o "data mem.vhd"

- i We also need to write the following VHDL files:
 - "LZE.vhd"
 - "UZE.vhd"
 - "RED.vhd"
 - "mux4to1.vhd"
 - Data_Path.vhd"

PROCEDURE

"register32.vhd"

```
1
     library ieee;
 2
    use ieee.std logic 1164.all;
 3
   use ieee.std logic arith.all;
 4
   use ieee.std logic unsigned.all;
 5
 6
   entity register32 is
7
   port(
8
              : in std logic vector(31 downto 0);
        d
              : in std logic;
9
        ld
                : in std_logic;
: in std_logic;
10
        clr
11
        clk
12
        Q
              : out std logic vector(31 downto 0)
13
        );
14
    end register32;
15
16
   architecture Behavior of register32 is
17
18
       process (ld, clr, clk)
19
        begin
20
          if clr = '1' then
              Q <= (others => '0');
21
22
           elsif ((clk'event and clk = '1') and (ld = '1')) then
23
              Q \ll d;
           end if;
24
25
        end process;
26 end Behavior;
```

"add.vhd"

```
1 library ieee;
   use ieee.std_logic_1164.all;
   use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
 3
 5
 6
   entity add is
   7
 8
9
       );
10 end add;
11
12 architecture Behavior of add is
13 begin
14 B <= A + 4;
15 end Behavior;
16
```

"mux2to1.vhd"

```
1
     library ieee;
 2
   use ieee.std_logic_1164.all;
 3
 4
    entity mux2to1 is
        port ( s : in std_logic;
    w0, w1 : in std_logic_vector(31 downto 0);
    f : out std_logic_vector(31 downto 0));
 5
 6
 7
 8
   end mux2to1;
 9
10 architecture Behavior of mux2tol is
11 begin
12
       with s select
13
           f <= w0 when '0',
14
               w1 when others;
15 end Behavior;
```

"pc.vhd"

```
library ieee;
 2
     use ieee.std logic 1164.all;
 3
     use ieee.std logic arith.all;
     use ieee.std logic unsigned.all;
 5
 6
     entity pc is
 7
     port(
       clr : in
                     std logic;
 9
       clk : in std logic;
       ld: in std logic;
10
       inc : in std logic;
11
       d : in std_logic_vector(31 downto 0);
12
13
       q : out std_logic_vector(31 downto 0)
14
       );
     end pc;
15
16
17
     architecture Behavior of pc is
18
       component add
19
           port (
20
              A : in
                          std logic vector (31 downto 0);
              B : out std logic vector(31 downto 0)
21
22
           );
23
        end component;
24
        component mux2to1
25
           port (
26
                   : in std logic;
              w0, w1 : in std_logic_vector(31 downto 0);
f : out std_logic_vector(31 downto 0)
27
28
29
              );
30
       end component;
31
        component register32
32
           port(
                    : in std_logic_vector(31 downto 0);
: in std_logic;
33
              d
34
              ld
                    : in std_logic;
: in std_logic;
35
              clr
36
              clk
37
                    : out std_logic_vector(31 downto 0)
38
           );
39
        end component;
40
        signal add out : std logic vector(31 downto 0);
41
        signal mux_out : std_logic_vector(31 downto 0);
42
        signal q_out : std_logic_vector(31 downto 0);
43
        --signal ld : std_logic := '1';
44
     begin
45
       add0: add port map(q_out, add_out);
46
       mux0: mux2to1 port map(inc, d, add out, mux out);
47
       reg0: register32 port map (mux_out, ld, clr, clk, q_out);
48
       q <= q out;
49
     end Behavior;
50
```

"fulladd.vhd"

```
library ieee;
    use ieee.std logic 1164.all;
 3
 4
 5
   entity fulladd is
 6
   port(
7
       Cin, x, y : in std logic;
       s, Cout : out std logic
8
9
       );
   end fulladd;
10
11
12
   architecture Behavior of fulladd is
13 begin
       s <= x xor y xor Cin;
14
15
       Cout <= (x and y) or (Cin and x) or (Cin and y);
16 end Behavior;
17
```

"adder4.vhd"

```
1
     library ieee;
 2
     use ieee.std logic 1164.all;
 3
 4
 5
    entity adder4 is
 6
     port (
 7
                 : in std logic;
        Cin
 8
                 : in std logic vector(3 downto 0);
              : out std logic vector(3 downto 0);
 9
10
        Cout : out
                       std logic
        );
11
12
     end adder4;
13
14
     architecture Behavior of adder4 is
15
        component fulladd
        port(
16
17
        Cin, x, y : in std logic;
18
        s, Cout : out std logic
19
        );
20
        end component;
21
22
        signal C : std logic vector (1 to 3);
23
     begin
24
        stage0: fulladd port map (Cin, X(0), Y(0), S(0), C(1));
25
        stage1: fulladd port map (C(1), X(1), Y(1), S(1), C(2));
26
        stage2: fulladd port map (C(2), X(2), Y(2), S(2), C(3));
27
        stage3: fulladd port map (C(3), X(3), Y(3), S(3), Cout);
28
     end Behavior;
29
```

"adder16.vhd"

```
library ieee;
1
 2
    use ieee.std logic 1164.all;
 3
 4
5
    entity adder16 is
 6
    port(
7
              : in std_logic;
       Cin
       X,Y
8
              : in std_logic_vector(15 downto 0);
       s : out std_logic_vector(15 downto 0);
9
10
       Cout : out std logic
11
       );
   end adder16;
12
13
   architecture Behavior of adder16 is
14
15
       component adder4
16
       port(
17
       Cin
                : in std logic;
              : in std logic vector(3 downto 0);
18
       X,Y
            : out std logic vector(3 downto 0);
19
       Cout : out std logic
20
21
22
       end component;
23
24
       signal C : std logic vector (1 to 3);
25
    begin
26
       stage0: adder4 port map (Cin, X(3 downto 0), Y(3 downto 0), S(3 downto 0), C(1
    ));
27
      stage1: adder4 port map (C(1), X(7 downto 4), Y(7 downto 4), S(7 downto
                                                                                   4), C(2
    ));
28
      stage2: adder4 port map (C(2), X(11 downto 8), Y(11 downto 8), S(11 downto 8), C(3
    ));
29
       stage3: adder4 port map (C(3), X(15 downto 12), Y(15 downto 12), S(15 downto 12),
    Cout);
30
    end Behavior;
31
```

"adder32.vhd"

```
library ieee;
1
 2
    use ieee.std logic 1164.all;
 3
 4
5
    entity adder32 is
6
    port(
7
        Cin
               : in std_logic;
              : in std_logic_vector(31 downto 0);
8
9
        S : out std logic vector(31 downto 0);
10
        Cout : out std logic
11
       );
12
   end adder32;
13
14 architecture Behavior of adder32 is
15
      component adder16
16
        port(
       Cin : in std_logic;

X,Y : in std_logic_vector(15 downto 0);

S : out std_logic_vector(15 downto 0);
17
18
19
20
       Cout : out std logic
21
       );
22
       end component;
23
24
      signal C : std logic;
25
   begin
26
       stage0: adder16 port map (Cin, X(15 downto 0), Y(15 downto 0), S(15 downto 0),
27
       stage1: adder16 port map (C, X(31 downto 16), Y(31 downto 16), S(31 downto 16), Cout);
28
   end Behavior;
29
```

"alu.vhd"

```
library ieee;
     use ieee.std_logic_l164.all;
    use ieee.std_logic_arith.all;
    use ieee.std logic unsigned.all;
    use ieee.numeric std.all;
 7
    entity alu is
    port(
 8
              : in std logic vector(31 downto 0);
       a
       b
             : in std_logic_vector(31 downto 0);
10
      op : in std_logic_vector(2 downto 0);
result : out std_logic_vector(31 downto 0);
zero : out std_logic;
11
12
13
      cout : out std_logic
);
14
15
   end alu;
16
17
18
    architecture Behavior of alu is
      component adder32
19
20
              port(
                         : in std_logic;
: in std_logic_vector(31 downto 0);
21
                 Cin
22
                 X,Y
                      : out std_logic_vector(31 downto 0);
23
                 S
24
                Cout : out std_logic
25
              );
26
       end component;
27
       signal result s: std logic vector(31 downto 0):= (others => '0');
28
       signal result add: std logic vector(31 downto 0):= (others => '0');
       signal result sub: std_logic_vector(31 downto 0):= (others => '0');
signal cout_s : std_logic := '0';
30
31
32
       signal cout add : std logic := '0';
       signal cout_sub : std_logic := '0';
33
34
       signal zero s : std logic;
35
36 begin
           add0 : adder32 port map (op(2), a, b, result_add, cout_add);
37
38
           sub0 : adder32 port map (op(2), a, not b, result_sub, cout_sub);
39
40
       process (a, b, op)
41
       begin
42
          case (op) is
              when "000" =>
43
                                       -- "000" a and b
44
                result s<= a and b;
                cout_s <= '0';
45
              when "001" =>
                                       -- "001" a or b
46
47
                result_s <= a or b;
                cout_s <= '0';
48
              when "010" =>
                                       -- "010" a + b
49
                result_s <= result_add;
50
51
                cout_s <= cout_add;
            when "011" =>
                                       -- "011" b
52
53
               result_s <= b;
                 cout_s <= '0';
54
              when "110" =>
                                       -- "110" a - b
56
                result_s <= result_sub;
57
                 cout s <= cout sub;
              when "100" =>
58
                                       -- a sll 1
59
                result_s <= a(30 downto 0) & '0';
             cout_s <= a(31);
when "101" =>
60
61
                                       -- a srl 1
```

Page 1 of 2 Revision: data_path

"data mem.vhd"

```
1
     library ieee;
     use ieee.std logic 1164.all;
 3
     use ieee.numeric std.all;
 4
 5
     entity data mem is
     port (
 6
 7
        clk
                   : in std logic;
 8
        addr
                : in unsigned(7 downto 0);
                    : in std logic vector(31 downto 0);
 9
        data in
                    : in std logic;
10
        wen
                 : in std logic;
11
        en
        data out : out std logic vector(31 downto 0)
12
13
        );
14
     end data mem;
15
16
     architecture Behavior of data mem is
        type RAM is array (0 to 255) of std logic vector(31 downto 0);
17
18
        signal DATAMEM : RAM;
19
     begin
20
        process(clk, en, wen)
21
        begin
22
           if(clk'event and clk='0') then
23
              if (en = '0') then
24
                 data out <= (others => '0');
25
              else
26
                 if (wen = '0') then
                    data out <= DATAMEM(to integer(addr));</pre>
27
28
                 end if:
29
                 if (wen = '1') then
30
                    DATAMEM(to integer(addr)) <= data in;</pre>
31
                    data out <= (others => '0');
32
                 end if:
33
              end if;
34
           end if:
35
        end process;
36
     end Behavior;
```

"LZE.vhd"

```
library ieee;
1
   use ieee.std logic 1164.all;
    use ieee.numeric std.all;
3
4
5
    entity LZE is
   6
7
8
      );
9
    end entity;
10
    architecture Behavior of LZE is
11
    signal zeros: std logic vector(15 downto 0) := (others => '0');
12
13
   begin
      LZE out <= zeros & LZE in(15 downto 0);
14
15
    end Behavior;
```

"UZE.vhd"

```
1
    library ieee;
    use ieee.std logic 1164.all;
 3
    use ieee.numeric std.all;
 4
 5
    entity UZE is
 6
    port(
 7
       UZE in : in std logic vector(31 downto 0);
 8
       UZE out : out std logic vector(31 downto 0)
 9
        );
10
    end entity;
11
12
    architecture Behavior of UZE is
13
        signal zeros : std logic vector(15 downto 0) := (others => '0');
14
15
       UZE_out <= UZE_in(15 downto 0) & zeros;</pre>
16
    end Behavior;
17
```

"RED.vhd"

```
library ieee;
 1
   use ieee.std logic 1164.all;
 2
 3
    use ieee.numeric std.all;
 4
 5
   entity RED is
 6
   port(
       RED in : in std logic vector(31 downto 0);
7
8
       RED out : out unsigned(7 downto 0)
9
       );
   end entity;
10
11
12
  architecture Behavior of RED is
13 begin
14
       RED out <= unsigned (RED in(7 downto 0));</pre>
15 end Behavior;
```

"mux4to1.vhd"

```
library ieee;
 2
      use ieee.std logic 1164.all;
 3
 4
     entity mux4to1 is
         port ( s : in std_logic_vector (1 downto 0);
    X1, X2, X3, X4 : in std_logic_vector (31 downto 0);
    f : out std_logic_vector (31 downto 0));
 5
 6
 7
 8
      end mux4to1;
 9
10
      architecture Behavior of mux4tol is
11
      begin
12
        with s select
             f <= X1 when "00",
13
                   X2 when "01",
14
15
                    X3 when "10",
                    X4 when "11";
16
17 end Behavior;
```

"Data Path.vhd"

```
1
     library ieee;
     use ieee.std_logic_l164.all;
    use ieee.std_logic_arith.all;
    use ieee.std_logic_unsigned.all;
 6
     entity data_path is
 7
      port(
 8
            --Clock Signal
           Clk, mClk : in std_logic;
 9
10
11
           --Memory Signals
12
          WEN, EN
                       : in std logic;
13
14
            -- Register Control Signals (CLR and LD)
                          : in std_logic;
15
           Clr_A, Ld_A
           Clr B, Ld B : in std_logic;
Clr C, Ld C : in std_logic;
Clr Z, Ld Z : in std_logic;
Clr PC, Ld PC : in std_logic;
Clr R, Ld IR : in std_logic;
16
           Clr_C, Ld_C
Clr_Z, Ld_Z
17
18
19
20
21
22
23
            --Register Outputs
           Out_A : out std_logic_vector(31 downto 0);
Out_B : out std_logic_vector(31 downto 0);
24
25
                       : out std_logic;
: out std_logic;
           Out_C
26
27
           Out Z
                       : out std_logic_vector(31 downto 0);
: out std_logic_vector(31 downto 0);
           Out PC
29
           Out_IR
30
           --Special Inputs to PC
31
           Inc_PC
                            : in std_logic;
32
33
34
           --Address and Data Bus signals for debugging
35
           ADDR_OUT : out std_logic_vector(31 downto 0);
            DATA_IN
                            : in std_logic_vector(31 downto 0);
36
           DATA BUS,
37
           MEM_OUT,
38
39
           MEM IN
                            : out std logic vector(31 downto 0);
                       : out unsigned (7 downto 0);
40
           MEM ADDR
41
            --Various MUX controls
42
         DATA_MUX : in std_logic_vector(1 downto 0);
43
44
         REG MUX
                          : in std logic;
45
           A MUX.
           B MUX
                         : in std_logic;
46
                         : in std_logic;
: in std_logic_vector(1 downto 0);
47
          IM MUX1
           IM_MUX2
48
49
            --ALU Operations
50
                          : in std_logic_vector(2 downto 0)
51
           ALU_Op
52
           );
    end entity;
54
55
    architecture Behavior of Data Path is
      -- Component Instantiations
        --Data Memory Module
57
58
        component data mem is
59
          port(
                         : in std_logic;
60
               clk
                     : in unsigned(7 downto 0);
61
               addr
```

Page 1 of 5 Revision: data_path

```
62
                data_in : in std_logic_vector(31 downto 0);
                 wen : in std_logic;
en : in std_logic;
data_out : out std_logic_vector(31 downto 0)
 63
 64
 65
 66
 67
             end component;
 68
 69
 70
          --Register32
         component register32 is
 71
 72
            port(
 73
                 d
                        : in std_logic_vector(31 downto 0);
 74
                       : in std logic;
                 1d
                      : in std_logic;
: in std_logic;
: out std_logic_vector(31 downto 0)
 75
                 clr
 76
                 clk
 77
                 Q
 78
                 );
        end component;
 79
 80
 81
        --Program Counter
 82
        component pc is
 83
           port (
                       : in
                                std logic;
                clr
                clk : in std_logic;
ld : in std_logic;
inc : in std_logic;
d : in std_logic;
q : out std_logic_vector(31 downto 0);
 85
 86
 87
 88
 89
 90
                 ):
 91
             end component;
 92
 93
         --LZE
 94
        component LZE is
                    LZE_in : in LZE_out : out
                                        in std_logic_vector(31 downto 0);
ut std_logic_vector(31 downto 0)
 95
           port( LZE in
 96
 97
 98
         end component;
 99
100
          --UZE
101
          component UZE is
102
            port(
103
                 UZE_in : in std_logic_vector(31 downto 0);
104
                 UZE_out : out std_logic_vector(31 downto 0)
105
                 );
         end component;
107
108
          --RED
109
         component RED is
110
             port(
                RED_in : in std_logic_vector(31 downto 0);
RED_out : out unsigned(7 downto 0)
111
112
113
                );
114
         end component;
115
          --Mux2tol
116
117
         component mux2tol is
118
           port (
119
                S
                       : in std_logic;
                 w0, w1 : in std_logic_vector(31 downto 0);
f : out std_logic_vector(31 downto 0)
120
121
                f
122
                );
```

Page 2 of 5 Revision: data path

```
123
           end component;
124
125
            --Mux4tol
126
           component mux4tol is
127
                port(
                    s : in std_logic_vector (1 downto 0);
X1, X2, X3, X4 : in std_logic_vector (31 downto 0);
128
129
                                   : out std_logic_vector (31 downto 0)
130
                    f
131
                    ):
132
           end component;
133
            --ALU
134
135
            component alu is
136
                port(
137
                             : in std_logic_vector(31 downto 0);
                    a
138
                           : in std_logic_vector(31 downto 0);
                   op : in std_logic_vector(2 downto 0);
result : out std_logic_vector(31 downto
zero : out std_logic;
139
140
                                            std_logic_vector(31 downto 0);
141
142
                   cout : out std logic
143
                    );
144
                end component;
145
146
           --Signal Instantiations
147
148
          signal IR_OUT
                                               : std_logic_vector(31 downto 0);
                                               : std_logic_vector(31 downto 0);
           signal data_bus_s
signal LZE_out_PC :
149
                                                   std_logic_vector(31 downto 0);
150
          signal LZE_out_A_Mux : std_logic_vector(31 downto 0);
signal LZE_out_B_Mux : std_logic_vector(31 downto 0);
signal RED_out_Data_Mem : unsigned(7 downto 0);
151
152
153
           signal A_Mux_out : std_logic_vector(31 downto 0);
154
                                               : std_logic_vector(31 downto 0);
: std_logic_vector(31 downto 0);
: std_logic_vector(31 downto 0);
: std_logic_vector(31 downto 0);
           signal B_Mux_out
signal reg_A_out
155
156
           signal reg_B_out
157
          signal reg_Mux_out : std_logic_vector(31 downto 0);
signal data_mem_out : std_logic_vector(31 downto 0);
signal UZE_IM_MUX1_out : std_logic_vector(31 downto 0);
signal IM_MUX1_out : std_logic_vector(31 downto 0);
signal IM_MUX1_out : std_logic_vector(31 downto 0);
158
159
160
           signal IM_MUX1_out
signal LZE_IM_MUX2_out
161
           signal LZE IM_MUX2_out : std_logic_vector(31 downto 0);
signal IM_MUX2_out : std_logic_vector(31 downto 0);
                        LZE_IM_MUX2_out
162
163
           signal ALU_out
                                                : std_logic_vector(31 downto 0);
164
           signal zero_flag
signal carry_flag
                                            : std_logic;
: std_logic;
165
166
                                         : std_logic_vector(30 downto 0) := (others => '0');
: std_logic_vector(31 downto 0);
167
           signal temp
168
            signal out pc sig
169
170
       begin
            IR: register32 port map(
171
172
                    data bus s,
173
                    Ld IR,
174
                    ClrIR,
175
                    C1k
176
                    IR OUT
177
                    );
178
          LZE PC: LZE port map (
179
                    IR OUT,
180
181
                    LZE out PC
182
                    ):
183
```

Page 3 of 5 Revision: data_path

```
PCO: PC port map (
184
185
               CLRPC,
               Clk,
186
187
               ld PC,
188
               INC_PC,
               LZE_out_PC,
189
190
               --ADDR OUT
191
               out_Pc_sig
192
               );
193
       LZE_A_Mux: LZE port map (
194
195
               IR OUT,
196
               LZE_out_A_Mux
197
               );
198
        A_Mux0: mux2tol port map (
199
               A_MUX,
200
201
               data bus s, LZE out A Mux,
202
               A_Mux_out
203
               );
204
        Reg_A: register32 port map (
205
206
               A Mux out,
207
               Ld A,
               Clr_A,
208
209
               Clk
210
               reg_A_out
211
               );
212
       LZE_B_Mux: LZE port map (
213
               IR OUT,
214
215
               LZE_out_B_Mux
216
               );
217
        B_Mux0: mux2tol port map (
218
219
               B MUX,
220
               data_bus_s, LZE_out_B_Mux,
               B_Mux_out
221
222
               );
223
224
        Reg_B: register32 port map (
225
               B_Mux_out,
226
               Ld B,
               Clr_B,
227
228
               Clk
229
               reg_B_out
230
               );
231
232
      Reg_Mux0: mux2tol port map (
               REG_MUX,
233
234
               Reg_A_out, Reg_B_out,
235
               Reg_Mux_out
236
237
238
239
         RED_Data_Mem: RED_port_map (
240
               IR OUT,
               RED_out_data_mem
241
242
               );
243
         Data_Mem0: data_mem port map (
244
```


Page 4 of 5 Revision: data_path

```
245
               mClk,
246
               RED out data mem,
247
               Reg_Mux_out,
               WEN,
               EN,
249
250
               data_mem_out
251
               );
252
         UZE_IM_MUX1: UZE port map (
253
               IR OUT,
254
               UZE_IM_MUX1_out
255
256
               );
257
         IM_MUX1a: mux2tol port map (
258
259
               IM MUX1,
               reg_A_out, UZE_IM_MUX1_out,
260
               IM_MUX1_out
261
262
               );
263
         LZE_IM_MUX2: LZE port map (
264
265
               IR OUT,
               LZE_IM_MUX2_out
266
267
268
         IM_MUX2a: mux4tol port map (
269
270
               IM MUX2,
271
               reg_B_out, LZE_IM_MUX2_out, (temp &'l'), (others => '0'),
272
               IM_MUX2_out
273
               );
274
275
        ALU0: ALU port map (
276
               IM MUX1 out,
277
               IM_MUX2_out,
278
               ALU OP,
279
               ALU_out,
280
               zero_flag,
281
               carry_flag
282
               );
283
284
         DATA_MUX0: mux4tol port map (
285
               DATA_MUX,
286
               DATA_IN, data_mem_out, ALU_out, (others => '0'),
287
               data_bus_s
288
               );
289
         DATA BUS <= data_bus_s;
290
         OUT_A <= reg_A_out;
291
292
         OUT_B <= reg_B_out;
         OUT_IR <= IR_OUT;
293
294
         ADDR_OUT <= out_pc_sig;
         OUT_PC <= out_pc_sig;
295
296
297
         MEM ADDR <= RED out Data Mem;
298
        MEM_IN <= Reg_Mux_out;
         MEM_OUT <= data_mem_out;</pre>
299
300
301
302
303
      end Behavior;
304
```


Page 5 of 5 Revision: data_path

DATA PATH FUNCTIONAL SIMULATION WAVEFORMS


1. LDAI




2. LDBI




3. STA




4. STB




5. LDA




6. LDB




7. LUI




8. JMP




9. ANDI




10. ADDI




11.ORI




12.ADD




13.SUB




14. DECA




15.INCA




16.ROL



17.ROR



18.CLRA



19.CLRB

