LAB 2 TUTORIAL PROGRAM COUNTER AND REGISTER SET DESIGN

OVERVIEW

- In this lab we will implement, test, and simulate:
 - 1. The 32-bit and 1-bit Register Set required for the 32-bit CPU.
 - 2. The 32-bit Program Counter (PC) required for the 32-bit CPU.

PROCEDURE

1. 1-bit Register


- Please follow the following instructions to implement the 1-bit register:
 - 1. Create a new folder "COE608" in your working directory.
 - 2. Create a new folder "Lab2" in your "COE608" folder.
 - 3. Create a new folder "register1" in your "Lab2" folder.
 - 4. Open the Quartus ii software, and using the new project wizard, create a new project "register1" in your "../COE608/Lab2/register1" folder.

MAKE SURE THAT YOU CHOOSE THE "EP4CE115F29C7" DEVICE IN THE PROJECT WIZARD.

- 5. Create a new VHDL file in your "register1" project (File > New > VHDL File).
- 6. Type the following in the Text Editor and save the file as "register1.vhd":

```
library ieee;
1
2 use ieee.std logic 1164.all;
3 use ieee.std logic arith.all;
 4 use ieee.std logic unsigned.all;
6
   entity registerl is
7
   port(
               : in std logic;
8
       d
               : in std logic;
        ld
9
       clr : in std_logic;
clk : in std_logic;
10
11
               : out std logic
12
        Q
13
        );
14
   end registerl;
15
   architecture Behavior of registerl is
16
17
   begin
18
        process (ld, clr, clk)
19
        begin
            if clr = 'l' then
20
                0 <= '0';
21
22
            elsif ((clk'event and clk = 'l') and (ld = 'l')) then
23
                Q \ll d;
24
            end if;
25
        end process;
26 end Behavior;
```

- i
- 7. Start the compiler. Fix any errors and re-compile. Once the compiler compiles without any errors, move to the next step.
- 8. Create a new University Program VWF (File > New > University Program VWF).
- 9. Simulate "register1.vhd" and make sure that your simulation results match the results shown below.
- 10. Save the VWF file as "register1.vwf" in your "../COE608/Lab2/register1" folder and take a screenshot of your results.



2. 32-bit Register


- Please follow the following instructions to implement the 32-bit register:
 - 1. Create a new folder "register32" in your "../COE608/Lab2" folder.
 - 2. Open the Quartus ii software, and using the new project wizard, create a new project "register32" in your "../COE608/Lab2/register32" folder.

MAKE SURE THAT YOU CHOOSE THE "EP4CE115F29C7" DEVICE IN THE PROJECT WIZARD.

- 3. Create a new VHDL file in your "register32" project (File > New > VHDL File).
- 4. Type the following in the Text Editor and save the file as "register32.vhd":

```
library ieee;
 2 use ieee.std logic 1164.all;
 3 use ieee.std logic arith.all;
 4 use ieee.std logic unsigned.all;
   entity register32 is
 6
7
   port(
8
                : in std logic vector(31 downto 0);
        d
               : in std_logic;
: in std_logic;
: in std_logic;
9
        ld
        clr
10
        clk
11
                : out std_logic_vector(31 downto 0)
12
        Q
13
        );
14 end register32;
15
16 architecture Behavior of register32 is
17 begin
18
        process (ld, clr, clk)
19
        begin
            if clr = 'l' then
20
21
                Q <= (others => '0');
22
            elsif ((clk'event and clk = '1') and (ld = '1')) then
23
                Q \ll d;
24
            end if;
25
        end process;
26 end Behavior;
```

- i
- 5. Start the compiler. Fix any errors and re-compile. Once the compiler compiles without any errors, move to the next step.
- 6. Create a new University Program VWF (File > New > University Program VWF).
- 7. Simulate "register32.vhd" and make sure that your simulation results match the results shown below.
- 8. Save the VWF file as "register32.vwf" in your "../COE608/Lab2/register32" folder and take a screenshot of your results.




3. Program Counter

- The schematic of the Program Counter is shown in the figure below. As shown in the figure, the Program Counter consists of:
 - 1. An Add block to increment the PC by 4 during instruction execution.
 - 2. A 2 to 1 Multiplexer.
 - 3. A 32-bit Register.

Please follow the following instructions to implement the Program Counter:

- 4. Create a new folder "PC" in your ".. COE608/Lab2" folder.
- 5. Open the Quartus ii software, and using the new project wizard, create a new project "PC" in your "../COE608/Lab2/PC" folder.

MAKE SURE THAT YOU CHOOSE THE "EP4CE115F29C7" DEVICE IN THE PROJECT WIZARD.



i. Add

- Please follow the following instructions to implement the Add block in your PC project:
 - 1. Create a new VHDL file in your "PC" project (File > New > VHDL File).
 - 2. Type the following in the Text Editor and save the file as "add.vhd":

```
library ieee;
 1
 2
    use ieee std logic 1164.all;
 3
    use ieee.std_logic_arith.all;
   use ieee std logic unsigned all;
 5
 6 entity add is
 7 port (A: in std logic vector(31 downto 0);
          B: out std logic vector(31 downto 0)
 8
 9
          );
10
   end add;
11
    architecture Behavior of add is
12
13
    begin
   B <= A + 4;
14
15
    end Behavior;
16
```

- 3. **Set "add.vhd" as the top-level entity.** Start the compiler. Fix any errors and recompile. Once the compiler compiles without any errors, move to the next step.
 - 4. Simulate your design, and make sure that "add.vhd" functions as intended before moving to the next step.

ii. 2 to 1 Multiplexer

- Please follow the following instructions to implement the 2 to 1 Multiplexer in your PC project:
 - 1. Create a new VHDL file in your "PC" project (File > New > VHDL File).
 - 2. Type the following in the Text Editor and save the file as "mux2to1.vhd":

```
1
    library ieee;
2
   use ieee std logic 1164 all;
 3
 4 entity mux2tol is
5
      port ( s : in std logic;
 6
              w0, w1 : in std logic vector(31 downto 0);
7
              f : out std logic vector(31 downto 0));
8
   end mux2tol;
9
10 architecture Behavior of mux2tol is
11 begin
12
       with s select
           f <= w0 when '0',
13
14
               wl when others;
15 end Behavior;
```

- 3. **Set** "mux2to1.vhd" as the top-level entity. Start the compiler. Fix any errors and re-compile. Once the compiler compiles without any errors, move to the next step.
 - 4. Simulate your design, and make sure that "mux2to1.vhd" functions as intended before moving to the next step.

iii. 32-bit Register

- **** Please follow the following instructions to implement the 32-bit Register in your PC project:
 - 1. Open the "register32.vhd" file located in your "../COE608/Lab2/register32" folder.
 - 2. Save the VHDL file as "register32.vhd" in your "../COE608/Lab2/PC" folder.
 - 3. **Set "register32.vhd" as the top-level entity.** Start the compiler. Fix any errors and re-compile. Once the compiler compiles without any errors, move to the next step.
 - 4. Simulate your design, and make sure that "register32.vhd" functions as intended before moving to the next step.

iv. Overall PC Implementation

- Please follow the following instructions to implement the overall Program Counter:
 - 1. Create a new VHDL file in your "PC" project (File > New > VHDL File).
 - 2. Type the following in the Text Editor and save the file as "pc.vhd":

```
library ieee;
     use ieee.std logic 1164.all;
     use ieee.std_logic_arith.all;
 3
     use ieee.std_logic_unsigned.all;
 5
     entity pc is
     port(
                         std_logic;
std_logic;
std_logic;
          clr : in clk : in
 8
 9
10
          ld : in
                          std_logic;
11
          inc : in
d : in
                              std_logic_vector (31 downto 0);
           q : out std_logic_vector(31 downto 0)
13
14
          );
15
     end pc;
16
    architecture Behavior of pc is
18
        component add
19
                port (
                    A : in std_logic_vector(31 downto 0);
B : out std_logic_vector(31 downto 0)
20
21
                              out std_logic_vector(31 downto 0)
               );
23
          end component;
          component mux2tol
24
25
               port (
26
                                  in std_logic;
                     w0, w1 : in std_logic_vector(31 downto 0);
f : out std_logic_vector(31 downto 0)
28
29
                    );
20
          end component;
31
           component register32
32
               port (
                            : in std_logic_vector(31 downto 0);
: in std_logic;
: in std_logic;
: in std_logic;
33
                     d
34
                     1d
35
                     clr
36
                     clk
                              : out std_logic_vector(31 downto 0)
27
38
               );
          end component;
signal add_out : std_logic_vector(31 downto 0);
signal mux_out : std_logic_vector(31 downto 0);
39
40
41
           signal q_out : std_logic_vector (31 downto 0);
43
    begin
          add0: add port map(q_out, add_out);
44
          mux0: mux2tol port map(inc, d, add out, mux out);
reg0: register32 port map(mux out, ld, clr, clk, q out);
45
46
47
           q <= q_out;
    end Behavior;
```

- i
- 3. Start the compiler. Fix any errors and re-compile. Once the compiler compiles without any errors, move to the next step.
- 4. Create a new University Program VWF (File > New > University Program VWF).
- 5. Simulate "pc.vhd" and make sure that your simulation results match the results shown below.
- 6. Save the VWF file as "pc.vwf" in your "../COE608/Lab2/PC" folder and take a screenshot of your results.

