

<b>Course Title:</b>	Computer Organization and Architecture
<b>Course Number:</b>	COE608
<b>Semester/Year (e.g.F2016)</b>	Winter 2023

<b>Instructor:</b>	Demetres Kostas
--------------------	-----------------

<b>Assignment/Lab Number:</b>	4b
<b>Assignment/Lab Title:</b>	Data Memory Module

<b>Submission Date:</b>	Wednesday March 15 2023
<b>Due Date:</b>	Wednesday March 15 2023 3:00pm

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Patel	Stuti		04	S.P

\*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60.pdf>

## VHDL CODES

### Register 32

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity register32 is
7  port(
8      d      : in std_logic_vector(31 downto 0);
9      ld     : in std_logic;
10     clr    : in std_logic;
11     clk    : in std_logic;
12     Q      : out std_logic_vector(31 downto 0)
13
14 );
15 end register32;
16
```

### Add

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity add is
7  port (A  : in std_logic_vector(31 downto 0);
8      B  : out std_logic_vector(31 downto 0)
9      );
10 end add;
11
12 architecture Behavior of add is
13 begin
14     B <= A + 4;
15 end Behavior;
```

### Mux2to1

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity mux2to1 is
5  port (s  : in std_logic;
6      w0, w1 : in std_logic_vector(31 downto 0);
7      f  : out std_logic_vector(31 downto 0)
8      );
9  end mux2to1;
10
11 architecture Behavior of mux2to1 is
12 begin
13     with s select
14         f <= w0 when '0',
15         w1 when others;
16 end Behavior;
17
```

## PC

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity pc is
7  port(
8    clr : in  std_logic;
9    clk : in  std_logic;
10   ld  : in  std_logic;
11   inc : in  std_logic;
12   d   : in  std_logic_vector(31 downto 0);
13   q   : out std_logic_vector(31 downto 0)
14 );
15 end pc;
16
17 -----
```

```
16  L
17  architecture Behavior of pc is
18  component add
19  port(
20    A  : in  std_logic_vector(31 downto 0);
21    B  : out std_logic_vector(31 downto 0)
22  );
23  end component;
24
25  component mux2to1
26  port (s  : in std_logic;
27        w0, w1 : in std_logic_vector(31 downto 0);
28        f   : out std_logic_vector(31 downto 0)
29  );
30  end component;
31
32  component register32
33  port (
34    d  : in std_logic_vector(31 downto 0);
35    ld : in std_logic;
36    clr : in std_logic;
37    clk : in std_logic;
38    Q   : out std_logic_vector(31 downto 0)
39  );
40  end component;
41
42  signal add_out : std_logic_vector(31 downto 0);
43  signal mux_out : std_logic_vector(31 downto 0);
44  signal q_out  : std_logic_vector(31 downto 0);
45 begin
46  add0: add port map(q_out, add_out);
47  mux0: mux2to1 port map(inc, d, add_out, mux_out);
48  reg0: register32 port map (mux_out, ld, clr, clk, q_out);
49  q <= q_out;
50 end Behavior;
```

## Fulladd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity fulladd is
5 port(
6     Cin, x, y : in  std_logic;
7     s, Cout   : out std_logic
8 );
9 end fulladd;
10
11 architecture Behavior of fulladd is
12 begin
13     s <= x xor y xor Cin;
14     Cout <= (x and y) or (Cin and x) or (Cin and y);
15 end Behavior;
```

## Adder4

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity adder4 is
5 port(
6     Cin    : in std_logic;
7     X,Y   : in std_logic_vector(3 downto 0);
8     S      : out std_logic_vector(3 downto 0);
9     Cout  : out std_logic
10 );
11 end adder4;
12
13 architecture Behaviour of adder4 is
14 component fulladd
15 port(
16     Cin, x, y : in  std_logic;
17     s, Cout   : out std_logic
18 );
19 end component;
20
21 signal C : std_logic_vector(1 to 3);
22 begin
23     stage0: fulladd port map(Cin, X(0), Y(0), S(0), C(1));
24     stage1: fulladd port map(C(1), X(1), Y(1), S(1), C(2));
25     stage2: fulladd port map(C(2), X(2), Y(2), S(2), C(3));
26     stage3: fulladd port map(C(3), X(3), Y(3), S(3), Cout);
27 end Behaviour;
```

## Adder16

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity adder16 is
5 port(
6     Cin    : in std_logic;
7     X,Y   : in std_logic_vector(15 downto 0);
8     S      : out std_logic_vector(15 downto 0);
9     Cout  : out std_logic
10 );
11 end adder16;
12
13
14 architecture Behaviour of adder16 is
15 component adder4
16 port(
17     Cin    : in std_logic;
18     X,Y   : in std_logic_vector(3 downto 0);
19     S      : out std_logic_vector(3 downto 0);
20     Cout  : out std_logic
21 );
22 end component;
23
24 signal C : std_logic_vector(1 to 3);
25 begin
26     stage0: adder4 port map(Cin, X(3 downto 0), Y(3 downto 0), S(3 downto 0), C(1));
27     stage1: adder4 port map(C(1), X(7 downto 4), Y(7 downto 4), S(7 downto 4), C(2));
28     stage2: adder4 port map(C(2), X(11 downto 8), Y(11 downto 8), S(11 downto 8), C(3));
29
30     stage3: adder4 port map(C(3), X(15 downto 12), Y(15 downto 12), S(15 downto 12), Cout);
31 end Behaviour;
```

## Adder32

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity adder32 is
5 port(
6   Cin : in std_logic;
7   X,Y : in std_logic_vector(31 downto 0);
8   S : out std_logic_vector(31 downto 0);
9   Cout : out std_logic
10 );
11 end adder32;
12
13 architecture Behaviour of adder32 is
14 component adder16
15 port(
16   Cin : in std_logic;
17   X,Y : in std_logic_vector(15 downto 0);
18   S : out std_logic_vector(15 downto 0);
19   Cout : out std_logic
20 );
21 end component;
22
23 signal C : std_logic;
24 begin
25   stage0: adder16 port map(Cin, X(15 downto 0), Y(15 downto 0), S(15 downto 0), C);
26   stage1: adder16 port map(C, X(31 downto 16), Y(31 downto 16), S(31 downto 16), Cout);
27 end Behaviour;

```

## Alu

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4 use ieee.std_logic_unsigned.all;
5 use ieee.numeric_std.all;
6
7 entity ALU is
8 port(
9   a : in std_logic_vector(31 downto 0);
10  b : in std_logic_vector(31 downto 0);
11  op : in std_logic_vector(2 downto 0);
12  result : out std_logic_vector(31 downto 0);
13  zero : out std_logic;
14  cout : out std_logic
15 );
16 end ALU;
17
18 architecture Behaviour of ALU is
19 component adder32
20 port(
21   Cin : in std_logic;
22   X,Y : in std_logic_vector(31 downto 0);
23   S : out std_logic_vector(31 downto 0);
24   Cout : out std_logic );
25
26 end component;
27
28 signal result_s: std_logic_vector(31 downto 0):= (others => '0');

28 signal result_s: std_logic_vector(31 downto 0):= (others => '0');
29 signal result_add: std_logic_vector(31 downto 0):= (others => '0');
30 signal result_sub: std_logic_vector(31 downto 0):= (others => '0');
31 signal cout_s : std_logic := '0';
32 signal cout_add : std_logic := '0';
33 signal cout_sub : std_logic := '0';
34 signal zero_s : std_logic:= '0';
35
36 begin
37   add0 : adder32 port map (op(2), a, b, result_add,cout_add);
38   sub0 : adder32 port map (op(2), a, not b, result_sub,cout_sub);
39
40 process (a, b, op)
41 begin
42 case (op) is
43 when "000" =>
44   result_s<= a and b;
45   cout_s <= '0';
46 when "001" =>
47   result_s<= a or b;
48   cout_s <= '0';
49 when "010" =>
50   result_s<= result_add;
51   cout_s <= cout_add;
52 when "011" =>

```

```

53      result_s<= b;
54      cout_s <= '0';
55      when "110" =>
56          result_s<= result_sub;
57          cout_s <= cout_sub;
58      when "100" =>
59          result_s<= a(30 downto 0) & '0';
60          cout_s <= a(31);
61      when "101" =>
62          result_s<= '0' & a(31 downto 1);
63          cout_s <= '0';
64      when others =>
65          result_s <= a;
66          cout_s <= '0';
67      end case;
68
69      case(result_s) is
70          when (others => '0') =>
71              zero_s <= '1';
72          when others =>
73              zero_s <= '0';
74      end case;
75  end process;
76
77  result <= result_s;
78  cout <= cout_s;
79  zero <= zero_s;
80 end Behaviour;

```

## Data\_mem

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity data_mem is
6  port(
7      clk           : in std_logic;
8      addr          : in unsigned(7 downto 0);
9      data_in       : in std_logic_vector(31 downto 0);
10     wen           : in std_logic;
11     en            : in std_logic;
12     data_out      : out std_logic_vector(31 downto 0)
13 );
14 end data_mem;
15
16 architecture Behavior of data_mem is
17 type RAM is array (0 to 255) of std_logic_vector(31 downto 0);
18 signal DATAMEM : RAM;
19 begin
20     process(clk, en, wen)
21     begin
22         if(clk'event and clk='0') then
23             if (en = '0') then
24                 data_out <= (others => '0');
25             else
26                 if (wen = '0') then
27                     data_out <= DATAMEM (to_integer(addr));
28                 end if;
29
30                 end if;
31                 if (wen = '1') then
32                     DATAMEM (to_integer(addr)) <= data_in;
33                     data_out <= (others => '0');
34                 end if;
35             end if;
36         end process;
37 end Behavior;

```

## LZE

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity LZE is
6  port (
7      LZE_in : in std_logic_vector(31 downto 0);
8      LZE_out : out std_logic_vector(31 downto 0)
9  );
10 end entity;
11
12 architecture Behavior of LZE is
13 signal zeros: std_logic_vector(15 downto 0) := (others => '0');
14 begin
15     LZE_out <= zeros & LZE_in(15 downto 0);
16 end Behavior;

```

## UZE

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity UZE is
6    port(
7      UZE_in  : in std_logic_vector(31 downto 0);
8      UZE_out : out std_logic_vector(31 downto 0)
9    );
10 end entity;
11
12 architecture Behavior of UZE is
13   signal zeros: std_logic_vector(15 downto 0) := (others => '0');
14 begin
15   UZE_out <= UZE_in(15 downto 0) & zeros;
16 end Behavior;
```

## RED

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity RED is
6    port (
7      RED_in  : in std_logic_vector(31 downto 0);
8      RED_out : out unsigned(7 downto 0)
9    );
10 end entity;
11
12 architecture Behavior of RED is
13 begin
14   RED_out <= unsigned (RED_in(7 downto 0));
15 end Behavior;
```

## Mux4to1

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity mux4to1 is
5    port(
6      s      : in  std_logic_vector(1 downto 0);
7      X1, X2, X3, X4 : in  std_logic_vector(31 downto 0);
8      f      : out std_logic_vector(31 downto 0)
9    );
10 end mux4to1;
11
12 architecture Behavior of mux4to1 is
13 begin
14   with s select
15     f <=  X1 when "00",
16             X2 when "01",
17             X3 when "10",
18             X4 when "11";
19 end Behavior;
```

## Data\_Path

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity DataPath is
7    port(
8      --Clock Signal
9      Clk, mClk : in std_logic;
10
11     --Memory Signals
12     WEN, EN   : in std_logic;
13
14     --Register Control Signals (CIR and LD)
15     Clr_A, Ld_A  : in std_logic;
16     Clr_B, Ld_B  : in std_logic;
17     Clr_C, Ld_C  : in std_logic;
18     Clr_Z, Ld_Z  : in std_logic;
19     ClrPC, Ld_PC : in std_logic;
20     ClrIR, Ld_IR : in std_logic;
21
22     --Register Outputs
23     Out_A  : out std_logic_vector(31 downto 0);
24     Out_B  : out std_logic_vector(31 downto 0);
25     Out_C  : out std_logic;
26     Out_Z  : out std_logic;
27     Out_PC : out std_logic_vector(31 downto 0);
28     Out_IR : out std_logic_vector(31 downto 0);
29
30     --Special Inputs to PC
31     Inc_PC : in std_logic;
32
33     --Address and Data Bus signals for debugging
34     ADDR_OUT  : out std_logic_vector(31 downto 0);
35     DATA_IN   : in std_logic_vector(31 downto 0);
36     DATA_BUS,
37     MEM_OUT,
38     MEM_IN   : out std_logic_vector(31 downto 0);
39     MEM_ADDR : out unsigned(7 downto 0);
40
41     --Various MUX controls
42     DATA_MUX  : in std_logic_vector(1 downto 0);
43     REG_MUX   : in std_logic;
44     A_MUX,
45     B_MUX    : in std_logic;
46     IM_MUX1  : in std_logic;
47     IM_MUX2  : in std_logic_vector(1 downto 0);
48
49     --ALU Operations
50     ALU_Op   : in std_logic_vector(2 downto 0);
51   );
52 end DataPath;
53
54
55 architecture Behavior of DataPath is
56
57   -- Components
58   -- data memory
59   component data_mem is
60     port(
61       clk      : in std_logic;
62       addr    : in unsigned(7 downto 0);
63       data_in : in std_logic_vector(31 downto 0);
64       wen     : in std_logic;
65       en      : in std_logic;
66       data_out: out std_logic_vector(31 downto 0)
67     );
68   end component;
69
70
71   -- register32
72   component register32 is
73     port(
74       d      : in std_logic_vector(31 DOWNTO 0);
75       ld    : in std_logic;
76       clr   : in std_logic;
77       clk   : in std_logic;
78       Q      : out std_logic_vector(31 DOWNTO 0)
79     );
80   end component;
81
82   -- program counter
83   component pc is
84     port (
85       cir  : in std_logic;
86       clk  : in std_logic;
87       ld   : in std_logic;
88       inc  : in std_logic;
89       d    : in std_logic_vector(31 downto 0);
90       q    : out std_logic_vector(31 downto 0)
91     );
92   end component;
93
94   -- lze
95   component LZE is
96     port (
97       LZE_in : in std_logic_vector(31 downto 0);
98       LZE_out: out std_logic_vector(31 downto 0)
99     );
100  end component;
101
102  -- uze
103  component UZE is
```

```

100
101    -- uze
102    component UZE is
103        port(
104            UZE_in : in std_logic_vector(31 downto 0);
105            UZE_out : out std_logic_vector(31 downto 0)
106        );
107    end component;
108
109    -- red
110    component RED is
111        port (
112            RED_in : in std_logic_vector(31 downto 0);
113            RED_out : out unsigned(7 downto 0)
114        );
115    end component;
116
117    -- mux2tol
118    component mux2tol is
119        port (
120            s      : in  std_logic;
121            w0, w1 : in  std_logic_vector(31 downto 0);
122            f      : out std_logic_vector(31 downto 0)
123        );
124    end component;
125
126    -- mux4tol
127    component mux4tol is
128        port(
129            s      : in  std_logic_vector(1 downto 0);
130            X1, X2, X3, X4 : in  std_logic_vector(31 downto 0);
131            f      : out std_logic_vector(31 downto 0)
132        );
133    end component;
134
135    -- alu

```

```

133    end component;
134
135    -- alu
136    component alu is
137        port (
138            a      : in  std_logic_vector(31 downto 0);
139            b      : in  std_logic_vector(31 downto 0);
140            op     : in  std_logic_vector(2 downto 0);
141            result : out std_logic_vector(31 downto 0);
142            cout   : out std_logic;
143            zero   : out std_logic
144        );
145    end component;
146
147
148    -- Signals
149    signal IR_OUT          : std_logic_vector(31 downto 0);
150    signal data_bus_s       : std_logic_vector(31 downto 0);
151    signal LZE_out_PC       : std_logic_vector(31 downto 0);
152    signal LZE_out_A_Mux   : std_logic_vector(31 downto 0);
153    signal LZE_out_B_Mux   : std_logic_vector(31 downto 0);
154    signal RED_out_Data_Mem : unsigned(7 downto 0);
155    signal A_Mux_out        : std_logic_vector(31 downto 0);
156    signal B_Mux_out        : std_logic_vector(31 downto 0);
157    signal reg_A_out        : std_logic_vector(31 downto 0);
158    signal reg_B_out        : std_logic_vector(31 downto 0);
159    signal reg_Mux_out      : std_logic_vector(31 downto 0);
160    signal data_mem_out     : std_logic_vector(31 downto 0);
161    signal UZE_IM_MUX1_out  : std_logic_vector(31 downto 0);
162    signal IM_MUX1_out      : std_logic_vector(31 downto 0);
163    signal LZE_IM_MUX2_out  : std_logic_vector(31 downto 0);
164    signal IM_MUX2_out      : std_logic_vector(31 downto 0);
165    signal ALU_out          : std_logic_vector(31 downto 0);
166    signal zero_flag         : std_logic;
167    signal carry_flag        : std_logic;
168    signal temp              : std_logic_vector(30 downto 0) := (others => '0');
169    signal out_pc_sig        : std_logic_vector(31 downto 0);

```

```

166
167    signal carry_flag      : std_logic;
168    signal temp             : std_logic_vector(30 downto 0) := (others => '0');
169    signal out_pc_sig       : std_logic_vector(31 downto 0);
170
171    begin
172        IR: register32 port map(
173            data_bus_s,
174            Ld_IR,
175            ClrIR,
176            Clk,
177            IR_OUT
178        );
179
180        LZE_PC: LZE port map(
181            IR_OUT,
182            LZE_out_PC
183        );
184
185        PC0: PC port map(
186            CLRPC,
187            Clk,
188            Id_PC,
189            Inc_PC,
190            LZE_out_PC,
191            --ADDR_OUT,
192            out_pc_sig
193        );
194
195        LZE_A_Mux: LZE port map(
196            IR_OUT,
197            LZE_out_A_Mux
198        );
199
200        A_mux0: mux2tol port map(
201            A_MUX,
202            data_bus_s,
203            LZE_out_A_Mux,
204        );

```

```
199     A_MUX,
200     data_bus_s,
201     LZE_out_A_Mux,
202     A_Mux_out
203   );
204
205   Reg_A: register32 port map(
206     A_Mux_out,
207     Ld_A,
208     Clr_A,
209     Clk,
210     reg_A_out
211   );
212
213   LZE_B_Mux: LZE port map(
214     IR_OUT,
215     LZE_out_B_Mux
216   );
217
218   B_Mux0: mux2tol port map(
219     B_MUX,
220     data_bus_s,
221     LZE_out_B_Mux,
222     B_mux_out
223   );
224
225   Reg_B: register32 port map(
226     B_mux_out,
227     Ld_B,
228     Clr_B,
229     Clk,
230     reg_B_out
231   );
232
233   Reg_Mux0: mux2tol port map(
234     REG_MUX,
```

```
232
233   Reg_Mux0: mux2tol port map(
234     REG_MUX,
235     Reg_A_out,
236     Reg_B_out,
237     Reg_Mux_out
238   );
239
240   RED_Data_Mem: RED port map(
241     IR_OUT,
242     RED_out_Data_Mem
243   );
244
245   Data_mem0: data_mem port map(
246     mClk,
247     RED_out_Data_Mem,
248     Reg_Mux_out,
249     WEN,
250     EN,
251     data_mem_out
252   );
253
254   UZE_IM_MUX1: UZE port map(
255     IR_OUT,
256     UZE_IM_MUX1_out
257   );
258
259   IM_MUX1a: mux2tol port map(
260     IM_MUX1,
261     reg_A_out,
262     UZE_IM_MUX1_out,
263     IM_MUX1_out
264   );
265
266   LZE_IM_MUX2: LZE port map(
267     IR_OUT,
```

```
265
266   LZE_IM_MUX2: LZE port map(
267     IR_OUT,
268     LZE_IM_MUX2_out
269   );
270
271   IM_MUX2a: mux4tol port map(
272     IM_MUX2,
273     reg_B_out,
274     LZE_IM_MUX2_out,
275     (temp & '1'),
276     (others => '0'),
277     IM_MUX2_out
278   );
279
280   ALUO: ALU port map(
281     IM_MUX1_out,
282     IM_MUX2_out,
283     ALU_OP,
284     ALU_out,
285     zero_flag,
286     carry_flag
287   );
288
289   DATA_MUX0: mux4tol port map(
290     DATA_MUX,
291     DATA_IN,
292     data_mem_out,
293     ALU_out,
294     (others => '0'),
295     data_bus_s
296   );
297
298   DATA_BUS <= data_bus_s;
299   OUT_A <= reg_A_out;
300   OUT_B <= reg_B_out;
```


```

300     OUT_B <= reg_B_out;
301     OUT_IR <= IR_OUT;
302     ADDR_OUT <= out_pc_sig;
303     OUT_PC <= out_pc_sig;
304
305     MEM_ADDR <= RED_out_Data_Mem;
306     MEM_IN <= Reg_Mux_out;
307     MEM_OUT <= data_mem_out;
308
309
310 end Behavior;


```

## Functional Simulations


### LDAI




### LDBI




## STA




## STB




## LDA




## LDB




## LUI




## JMP




## ANDI




## ADDI




## ORI




## ADD




## SUB




## DECA




INCA




ROL




## ROR



## CLRA



## CLRB



INST	CLR_IR LD_IR	LD_PC INC_PC	CLR_A LD_A	CLR_B LD_B	CLR_C LD_C	CLR_Z LD_Z	ALU_OP	EN_WEN	A/B_MUX	REG_MUX	Data_MUX	IM_MUX1 IM_MUX2
LDA	0/0	0/0	0/1	0/0	0/0	0/0	XXX	1/0	0/X	X	01	X
LDB	0/0	0/0	0/0	0/1	0/0	0/0	XXX	1/0	X/0	X	01	X
STA	0/0	0/0	0/0	0/0	0/0	0/0	XXX	1/1	X	0	X	X
STB	0/0	0/0	0/0	0/0	0/0	0/0	XXX	1/1	X	1	X	X
JMP	0/0	1/0	0/0	0/0	0/0	0/0	XXX	X	X	X	X	X
LDAI	0/0	0/0	0/1	0/0	0/0	0/0	XXX	X	1/X	X	X	X
LDBI	0/0	0/0	0/0	0/1	0/0	0/0	XXX	X	X/1	X	X	X
LUI	0/0	0/0	0/1	1/0	0/0	0/0	001	X	0/X	X	10	1/X
ANDI	0/0	0/0	0/1	0/0	0/1	0/1	0000	X	0/X	X	10	0/01
DECA	0/0	0/0	0/1	0/0	0/1	0/1	110	X	0/X	X	10	0/10
ADD	0/0	0/0	0/1	0/0	0/1	0/1	010	X	0/X	X	10	0/00
SUB	0/0	0/0	0/1	0/0	0/1	0/1	110	X	0/X	X	10	0/00
INCA	0/0	0/0	0/1	0/0	0/1	0/1	010	X	0/X	X	10	0/10
AND	0/0	0/0	0/1	0/0	0/1	0/1	000	X	0/X	X	10	0/00
ADDI	0/0	0/0	0/1	0/0	0/1	0/1	010	X	0/X	X	10	0/01
ORI	0/0	0/0	0/1	0/0	0/1	0/1	001	X	0/X	X	10	0/01
ROL	0/0	0/0	0/1	0/0	0/1	0/1	100	X	0/X	X	10	0/X
ROR	0/0	0/0	0/1	0/0	0/1	0/1	101	X	0/X	X	10	0/X
CLRA	0/0	0/0	1/0	0/0	0/0	0/0	XXX	X	X	X	X	X
CLRB	0/0	0/0	0/0	1/0	0/0	0/0	XXX	X	X	X	X	X
CLRC	0/0	0/0	0/0	0/0	1/0	0/0	XXX	X	X	X	X	X
CLRZ	0/0	0/0	0/0	0/0	0/0	1/0	XXX	X	X	X	X	X
PC <= PC+4	0/0	1/1	0/0	0/0	0/0	0/0	XXX	X	X	X	X	X
IR <= M[INST]	0/1	0/0	0/0	0/0	0/0	0/0	XXX	X	X	X	00	X
PC <= IR[15:0]	0/0	1/0	0/0	0/0	0/0	0/0	XXX	X	X	X	X	X


## 1. How does this data-path implement the INCA, ADDI, LDBI and LDA operations?

Each operation INCA, ADDI, LDBI, and LDA has specific requirements. INCA increments a register value by one using a register file and adder. ADDI adds an immediate value to a register value using a register file, adder, and a separate register to store the immediate value. LDBI loads an immediate value into a register using a register file and a separate register to store the immediate value. LDA loads a value from a memory address into a register using a memory unit and register file.

## 2. The data-path has a maximum reliable operating speed (Clk). What determines this speed? (i.e. how would you estimate the data-path circuit clock)?

To ensure that the data-path functions reliably, its highest operational speed is established by the critical path delay, which refers to the lengthiest path in the circuit. The delay is established by the slowest logic element in the path, encompassing the propagation delays of all gates and interconnects along the way. To estimate the circuit clock, identifying the critical path and determining the total delay along the path is crucial. It's important to set the clock frequency to a value that provides sufficient time for the propagation delay of the critical path to complete before the arrival of the next clock edge.

## 3. What is a reliable limit for your data-path clock?



$$(25.873\text{ns}+25.627\text{ns})/2 = 25.75\text{ns}$$

$$\text{Frequency} = 1/25.75 = 0.0388\text{GHz}$$

$$\text{Time} = 0.0388 \times 1000 = 38.83 \text{ ns}$$

To determine a reliable limit for the data-path clock, the average duration of the most time-consuming rising and falling edges was calculated to be 25.75 nanoseconds, corresponding to a frequency of approximately 0.0388GHz. However, it should be considered that other factors may limit the maximum clock frequency. Therefore, a thorough analysis of the system is crucial to ensure that the chosen clock frequency is reliable.