# **Lab 3 Tutorial**

# 32-bit ALU Design

### **OVERVIEW**

In this lab we will implement, test, and simulate a 32-bit Arithmetic Logic Unit (ALU) capable of performing the following operations:

Operation Name	ALU	Operation Performed	
	Neg/Tsel	ALU-Select	
AND (Logical)	0	00	Result <= a AND b
Or (Logical)	0	01	Result <= a OR b
ADD	0	10	Result <= a + b
SUB	1	10	Result <= a – b
ROL	1	00	Result <= a << 1
ROR	ROR 1		Result <= a >> 1

As per the lab specifications outlined in the lab manual:

"The addition and subtraction operations should be performed using a structural approach (i.e, A+B and A-B VHDL statements are not acceptable)."

Please refer to the lab manual for more information on this.

- We will design the following components to complete this lab:
  - 1. 1-bit full adder.
  - 2. 4-bit adder built using four 1-bit full adders.
  - 3. 16-bit adder built using four 4-bit adders.

- 4. 32-bit adder/subtractor built using two 16-bit adders. We will use this 32-bit adder/subtractor to implement the addition and subtraction operations performed by the 32-bit ALU.
- 5. 32-bit ALU.

Only the simulation waveforms for the 32-bit ALU will be provided in this tutorial.

MAKE SURE THAT YOU CHOOSE THE "EP4CE115F29C7" DEVICE IN THE PROJECT WIZARD.


#### **PROCEDURE**

1. 1-bit Full Adder (fulladd.vhd)

```
library ieee;
 1
    use ieee.std logic 1164.all;
 2
                                                                                 ➤ Sum
                                                             Full Adder
 5 entity fulladd is
                                                                                 Carry
 6
   port(
7
       Cin, x, y : in std logic;
8
       s, Cout : out std logic
9
       );
10
   end fulladd;
11
   architecture Behavior of fulladd is
12
13 begin
14
       s k = x xor y xor Cin;
       Cout <= (x and y) or (Cin and x) or (Cin and y);
15
16
    end Behavior;
                                 eavivalent
17
((x xor y) and ci
```

# 2. 4-bit Adder (adder4.vhd)

```
library ieee;
 1
     use ieee.std logic 1164.all;
 3
 5
     entity adder4 is
 6
     port(
7
                   : in std logic;
                                                                    . Portmap goes in order
         Cin
8
                   : in std logic vector(3 downto 0);
9
               : out std logic vector(3 downto 0);
                                                                    (Cin, x, Y, S, Cout)
10
         Cout : out std logic
11
         );
     end adder4;
12
13
                                                   Taking component size
     architecture Behavior of adder4 is
14
15
       component fulladd •
16
         port (
                                                    to make 4- bit fou adder
17
         Cin, x, y : in std logic;
18
         s, Cout : out std logic
19
         );
20
         end component;
21
         signal C : std logic vector (1 to 3);
22
23
     begin
         stage0: fulladd port map (Cin, X(0), Y(0), S(0), C(1));
stage1: fulladd port map (C(1), X(1), Y(1), S(1), C(2));
stage2: fulladd port map (C(2), X(2), Y(2), S(2), C(3));
stage3: fulladd port map (C(3), X(3), Y(3), S(3), Cout);
24
25
26
27
28
     end Behavior;
29
```



4-bit Ripple Carry Adder

### 3. 16-bit Adder (adder16.vhd)

```
library ieee;
     use ieee.std logic 1164.all;
 3
 4
 5
   entity adder16 is
 6
     port(
7
               : in std logic;
       Cin
             : in std_logic_vector(15 downto 0);
8
       S : out std_logic_vector(15 downto 0);
Cout : out std_logic
9
10
11
       );
12
    end adder16;
13
   architecture Behavior of adder16 is
14
15
     component adder4
16
       port(
17
               : in std logic;
       Cin
               : in std logic vector(3 downto 0);
18
       S : out std logic vector(3 downto 0);
19
20
       Cout : out std logic
21
22
       end component;
23
       signal C : std logic vector (1 to 3);
24
25
     begin
       stage0: adder4 port map (Cin, 4 X(3 downto 0), Y(3 downto 0), S(3 downto 0), C(1
26
     ));
27
       stage1: adder4 port map (C(1), 8 X(7 downto 4), Y(7 downto 4), S(7 downto
                                                                                    4), C(2
     ));
       stage2: adder4 port map (C(2), 2 X(11 downto 8), Y(11 downto 8), S(11 downto 8), C(3
28
     ));
29
      stage3: adder4 port map (C(3), 6 X(15 downto 12), Y(15 downto 12), S(15 downto 12),
     Cout);
30
     end Behavior;
31
```

## 4. 32-bit Adder/Subtractor (adder32.vhd)

```
1
     library ieee;
 2
     use ieee.std logic 1164.all;
 3
 5
     entity adder32 is
6
     port(
7
       Cin
               : in std_logic;
8
               : in std logic vector(31 downto 0);
9
            : out std logic vector(31 downto 0);
10
        Cout : out
                      std logic
11
       );
12
    end adder32;
13
14
     architecture Behavior of adder32 is
15
       component adder16
16
       port(
17
       Cin
                : in std_logic;
: in std_logic_vector(15 downto 0);
18
       X,Y
             : out std_logic_vector(15 downto 0);
19
20
       Cout : out std logic
21
       );
22
       end component;
23
24
       signal C : std logic;
25
    begin
       stage0: adder16 port map (Cin, X(15 downto 0), Y(15 downto 0), S(15 downto 0),
26
27
       stage1: adder16 port map (C, X(31 downto 16), Y(31 downto 16), S(31 downto 16), Cout);
28
     end Behavior;
29
```




Figure 1: 32-bit ALU

ALU Op

Carry

Figure 1: 32-bit ALU

32

Revision: ALU

→ Result

➤ Zero

#### 5. 32-bit ALU (alu.vhd)

```
library ieee;
     use ieee.std_logic_l164.all;
 3
     use ieee.std_logic_arith.all;
 4
     use ieee.std_logic_unsigned.all;
                                                                                     32
     use ieee.numeric std.all;
     entity alu is
     port (
               : in std_logic_vector(31 downto 0);
 9
               : in std_logic_vector(31 downto 0);
10
                : in std_logic_vector(2 downto 0);
11
                                                                                      32
12
        result : out std_logic_vector(31 downto 0);
         zero : out std_logic;
cout : out std_logic
13
14
15
         );
     end alu;
16
17
18
     architecture Behavior of alu is
19
        component adder32
20
                port(
21
                   Cin
                              : in std logic;
                   X,Y : in std_logic_vector(31 downto 0);
S : out std_logic_vector(31 downto 0);
Cout : out std_logic
22
23
24
25
               );
26
         end component;
27
         signal result_s: std_logic_vector(31 downto 0):= (others => '0');
        signal result_add: std_logic_vector(31 downto 0):= (others => '0');
signal result_sub: std_logic_vector(31 downto 0):= (others => '0');
signal cout_s : std_logic := '0';
29
30
31
         signal cout_add : std_logic := '0';
32
         signal cout_sub : std_logic := '0';
33
34
         signal zero_s : std_logic;
35
36
     begin
            add0 : adder32 port map (op(2), a, b, result_add, cout_add);
37
            sub0 : adder32 port map (op(2), a, not b, result_sub, cout_sub);
38
39
40
         process (a, b, op)
41
         begin
42
            case (op) is
               when "000" =>
43
                                            -- "000" a and b
                  result_s<= a and b;
44
                cout_s <= '0';
when "001" =>
45
                                            -- "001" a or b
46
47
                   result_s <= a or b;
                cout_s <= '0';
when "010" =>
48
49
                                            -- "010" a + b
50
                   result s <= result add;
51
                   cout_s <= cout_add;
                when "011" =>
                                            -- "011" b
52
53
                  result_s <= b;
                cout_s <= '0';
when "110" =>
54
55
                                            -- "110" a - b
56
                  result s <= result sub;
                cout_s <= cout_sub;
when "100" =>
57
                                            -- a sll 1
59
                  result_s <= a(30 downto 0) & '0';
               cout_s <= a(31);
when "101" =>
60
                                            -- a srl 1
61
```

Page 1 of 2

Operation Name	ALU	Operation Performed	
	Neg/Tsel	ALU-Select	
AND (Logical)	0	00	Result <= a AND b
Or (Logical)	0	01	Result <= a OR b
ADD	0	10	Result <= a + b
SUB	1	10	Result <= a - b
ROL	1	00	Result <= a << 1
ROR	1	01	Result <= a >> 1

#### COE 608 - COMPUTER ORGANIZATION AND ARCHITECTURE

```
result_s <= '0' & a(31 downto 1);
cout_s <= '0';
when others =>
63
64
65
                   result_s <= a;
cout_s <= '0';
           cout
end case;
66
67
68
69
           case (result_s) is
             when (others => '0') =>
zero_s <= '1';
70
71
     zero
when ot
zero
end case;
end process;
                when others =>
72
                    zero_s <= '0';
73
74
75
76
        result <= result_s;
cout <= cout_s;
zero <= zero_s;</pre>
77
78
79
80 end Behavior;
81
82
```

Page 2 of 2 Revision: ALU

#### COE 608 – COMPUTER ORGANIZATION AND ARCHITECTURE

	Name	Value at 0 ps	0 ps 10	00.0 ns 200	.0 ns 300	0 ns 400	0.0 ns 500	,0 ns 60	0,0 ns 700	0 ns 800	,0 ns 900,0 ns	1.0 us
<u>i</u>	> a	U 7						7				
<u>19∞</u>	> b	U 6					6				0	
i	> op	B 000	000	001	010	011	100	101	110	111	000	
eut	> result	U 6	6	7	13	6	14	3	1	7	0	
out	zero	B 0										
out	cout	B 0										