

Lab 4a Tutorial

Data Memory Module

OVERVIEW

i In this lab we will implement and simulate a memory unit that is capable of reading and writing data within a clock cycle. The data memory functions are listed in the table below.

en	wen	Function	data_out
0	X	N/A	0
1	0	Read	M[addr]
1	1	Write M[addr] <= data_in	0




Figure 1: 256-word x 32-bit Data Memory Unit

Figure 1: 256-word x 32-bit Data Memory Unit

The memory unit has an 8-bit address input (addr), 32-bit data input and output (data_in and data_out), and other control lines such as clock, write enable (wen), and enable (en). There are many ways to implement a memory module, however memories are typically implemented as a 2D array of registers. The data memory unit designed in this lab will also be simulated on the Cyclone IV device.

PROCEDURE

Data Memory Module (data_mem.vhd)

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity data_mem is
6  port(
7      clk          : in std_logic;
8      addr         : in unsigned(7 downto 0);
9      data_in      : in  std_logic_vector(31 downto 0);
10     wen          : in  std_logic;
11     en           : in std_logic;
12     data_out     : out  std_logic_vector(31 downto 0)
13 );
14 end data_mem;
15
16 architecture Behavior of data_mem is
17     type RAM is array (0 to 255) of std_logic_vector(31 downto 0);
18     signal DATAMEM : RAM;
19 begin
20     process(clk, en, wen)
21     begin
22         if(clk'event and clk='0') then
23             if (en = '0') then
24                 data_out <= (others => '0');
25             else
26                 if (wen = '0') then
27                     data_out <= DATAMEM(to_integer(addr));
28                 end if;
29                 if (wen = '1') then
30                     DATAMEM(to_integer(addr)) <= data_in;
31                     data_out <= (others => '0');
32                 end if;
33             end if;
34         end if;
35     end process;
36 end Behavior;

```

FUNCTION SIMULATION

