

TS3USB221A ESD Protected, High-Speed USB 2.0 (480Mbps) 1:2 Multiplexer and **Demultiplexer Switch With Single Enable**

1 Features

- V_{CC} operation at 2.5V to 3.3V
- $V_{I/O}$ accepts signals up to 5.5V
- 1.8V compatible control-pin inputs
- Low-power mode when \overline{OE} is disabled (1µA)
- $R_{ON} = 6\Omega$ maximum
- $\Delta R_{ON} = 0.2\Omega$ typical
- $C_{IO(ON)}$ = 6pf typical
- Low power consumption (30µA maximum)
- High bandwidth (900MHz typical)
- Latch-up performance exceeds 100mA per JESD 78, Class II
- ESD performance tested per JEDEC JS-001
 - 7000V human-body model
 - 1000V charged-device model (JEDEC JS-002)
- ESD performance I/O to GND
 - 12kV human-body model

2 Applications

- Routes signals for USB 1.0, 1.1, and 2.0
- Mobile phones
- Cameras
- Notebooks
- USB I/O expansion

3 Description


The TS3USB221A device is a high-bandwidth switch specially designed for the switching of highspeed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os. The wide bandwidth (900MHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. The device also has a low power mode that can reduce the power consumption to 1µA for portable applications with a battery or limited power budget. The device is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as highspeed USB 2.0 (480Mbps).

The TS3USB221A device integrates ESD protection cells on all pins, is available in a tiny µQFN package (2mm × 1.5mm) and is characterized over the free air temperature range from -40°C to 85°C.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TS3USB221A	RSE (UQFN, 10)	2mm × 1.5mm

- For all available packages, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.



EN is the internal enable signal applied to the switch.

Simplified Schematic



Table of Contents

1 Features	7.1 Overview	12
2 Applications1	7.2 Functional Block Diagram	
3 Description	7.3 Feature Description	
4 Pin Configuration and Functions3	7.4 Device Functional Modes	
5 Specifications4	8 Application and Implementation	14
5.1 Absolute Maximum Ratings4	8.1 Application Information	14
5.2 ESD Ratings4	8.2 Typical Application	14
5.3 Recommended Operating Conditions4	8.3 Power Supply Recommendations	.15
5.4 Thermal Information5	8.4 Layout	16
5.5 Electrical Characteristics5	9 Device and Documentation Support	.18
5.6 Dynamic Electrical Characteristics, V _{CC} = 3.3V	9.1 Receiving Notification of Documentation Updates	.18
±10%6	9.2 Support Resources	18
5.7 Dynamic Electrical Characteristics, V _{CC} = 2.5V	9.3 Trademarks	.18
±10%6	9.4 Electrostatic Discharge Caution	.18
5.8 Switching Characteristics, V _{CC} = 3.3V ±10%6	9.5 Glossary	.18
5.9 Switching Characteristics, V _{CC} = 2.5V ±10%6	10 Revision History	18
5.10 Typical Characteristics7	11 Mechanical, Packaging, and Orderable	
6 Parameter Measurement Information8	Information	19
7 Detailed Description12		



4 Pin Configuration and Functions




Figure 4-1. RSE Package, 10-Pin μQFN (Top View)

Figure 4-2. RSE Package, 10-Pin μQFN (Bottom View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION		
NAME	NO.	1 TPE(")	DESCRIPTION		
1D+	1	I/O	USB port 1		
1D-	2	I/O	OSB port 1		
2D+	3	I/O	LICD nort 2		
2D-	4	I/O	USB port 2		
GND	5	_	Ground		
ŌĒ	6	I	Bus-switch enable		
D+	8	I/O	Common LISP nort		
D—	7	I/O	Common USB port		
S	9	1	Select input		
V _{CC}	10	_	Supply voltage		

(1) I = input, O = output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	-		MIN	MAX	UNIT
Supply voltage, V _{CC}			-0.5	4.6	V
Control input voltage, V _S , V _{OE} (2) (3)			-0.5	7	V
Switch I/O voltage, V _{I/O} (2) (3) (4)			-0.5	7	V
Control input clamp current, I _{IK}	V _{IN}	< 0		-50	mA
I/O port clamp current, I _{I/OK}	V _{I/O}	< 0		-50	mA
ON-state switch current, I _{I/O} (5)				±120	mA
Continuous current through V _{CC} or GND				±100	mA
T _{stg} Storage temperature range			-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- (5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.

5.2 ESD Ratings

				VALUE	UNIT
V _(ESD) Electrostatic discharge		ESDA/JEDÉC IS-001(1)	All pins except I/O to GND	±7000	
	Electrostatic discharge		I/O to GND	±12000	V
· (ESD)	9 0	Charged-device model (CDM), per ANSI/ ESDA/JEDEC JS-002 ⁽²⁾	All pins	±1000	-

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250V CDM is possible with the necessary precautions.

5.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	3.6	V
V _S , V OE	High-level control input voltage	V _{CC} = 2.3V to 2.7V	0.46 × V _{CC}	V _{CC}	V
		$V_{CC} = 2.7V \text{ to } 3.6V$	0.46 × V _{CC}	V _{CC}	V
	$V_{CC} = 2.3V \text{ to } 2.7V$		0	0.25 × V _{CC}	V
	Low-level control input voltage $V_{CC} = 2.7V \text{ to } 3.6V$	0	0.25 × V _{CC}	V	
V _{I/O}	Data input/output voltage ⁽¹⁾	·	0	5.5	V
T _A	Operating free-air temperature		-40	85	°C

(1) The I/O pins are 5.5V tolerant and functional for the entire range. However, for $V_{I/O} > 3.6V$, channel RON will be high (up to 100Ω).

Submit Document Feedback



5.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	RSE (UQFN)	LINUT
	THERMAL METRIC	10 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	204.8	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	118.1	
R _{θJB}	Junction-to-board thermal resistance	121.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	13.9	
ΨЈВ	Junction-to-board characterization parameter	121.2	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted) (1)

	PARAMETER	TEST	T CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}	Input-Source Clamp Voltage	V _{CC} = 3.6V, 2.7V, I _I =	–18 mA	-1.8			V
I _{IN}	Input leakage current, control inputs	V _{CC} = 3.6V, 2.7V, 0V,	V _{IN} = 0V to 3.6V			±1	μΑ
I _{OZ} (3)	Off-state leakage current	V _{CC} = 3.6V, 2.7V, V _O V _{IN} = V _{CC} or GND, S	= 0V to 5.25V, V _I = 0V, witch OFF			±1	μΑ
			V _{I/O} = 0V to 5.25V			±2	
$I_{(OFF)}$	Power-off leakage current	V _{CC} = 0V	V _{I/O} = 0V to 3.6V			±2	μΑ
			V _{I/O} = 0V to 2.7V			±1	
I _{CC}	Supply Current	$V_{CC} = 3.6V, 2.7V, V_{IN}$ $I_{I/O} = 0V, Switch ON 0$				30	μA
I _{CC}	Supply Current (low power mode)	V _{CC} = 3.6V, 2.7V, V _{IN} Switch disabled, OE				1	μA
40	Supply-current change, control	One input at 1.8V,	V _{CC} = 3.6V			20	
ΔI _{CC} ⁽⁴⁾	inputs	Other inputs at V _{CC} or GND	V _{CC} = 2.7V			0.5	μA
C _{in}	Input capacitance, control inputs	V _{CC} = 3.3V, 2.5V, V _{IN}	= V _{CC} or 0V		1.5	2.5	pF
$C_{io(OFF)}$	OFF capacitance	V_{CC} = 3.3V, 2.5V, $V_{I/C}$	_D = V _{CC} or 0V, Switch OFF		3.5	5	pF
C _{io(ON)}	ON capacitance	V_{CC} = 3.3V, 2.5V, $V_{I/C}$	_D = V _{CC} or 0V, Switch ON		6	7.5	pF
R _{ON} ⁽⁵⁾	ON-state resistance	V _{CC} = 3V, 2.3V	V _I = 0V, I _O = 30mA		3	6	Ω
NON (*)	ON-State resistance	V _{CC} – 3V, 2.3V	V _I = 2.4V, I _O = -15mA		3.4	6	\$2
ΛD	ON-state resistance match	V _{CC} = 3V, 2.3V	V _I = 0V, I _O = 30mA		0.2		Ω
ΔR _{ON}	between channels	V _{CC} - 3v, 2.3v	V _I = 1.7, I _O = -15mA		0.2		22
Paus :	ON-state resistance flatness	V _{CC} = 3V, 2.3V	V _I = 0V, I _O = 30mA		1		Ω
$R_{ON(flat)}$	ON-state resistance nativess	V _{CC} = 3v, 2.3v	V _I = 1.7, I _O = -15mA		1		22

- V_{IN} and I_{IN} refer to control inputs. V_I , V_O , I_I , and I_O refer to data pins. All typical values are at V_{CC} = 3.3V (unless otherwise noted), T_A = 25°C. (2)
- (3) For I/O ports, the parameter I_{OZ} includes the input leakage current.
- This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.
- Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

5.6 Dynamic Electrical Characteristics, V_{CC} = 3.3V ±10%

over operating range, $T_A = -40$ °C to 85°C, $V_{CC} = 3.3V \pm 10$ %, GND = 0V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
X _{TALK}	Crosstalk	R _L = 50 , f = 250MHz		-40		dB
O _{IRR}	OFF isolation	R _L = 50 , f = 250MHz		-41		dB
BW	Bandwidth (-3 dB)	R _L = 50		0.9		GHz

5.7 Dynamic Electrical Characteristics, V_{CC} = 2.5V ±10%

over operating range, $T_A = -40$ °C to 85°C, $V_{CC} = 2.5V \pm 10$ %, GND = 0V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
X _{TALK}	Crosstalk	R _L = 50 , f = 250MHz		-39		dB
O _{IRR}	OFF isolation	R _L = 50 , f = 250MHz		-40		dB
BW	Bandwidth (3 dB)	R _L = 50		0.9		GHz

5.8 Switching Characteristics, V_{CC} = 3.3V ±10%

over operating range, $T_A = -40$ °C to 85°C, $V_{CC} = 3.3V \pm 10$ %, GND = 0V

	PARAMETER		MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pd}	Propagation delay ⁽²⁾ (3)			0.25		ns
t _{ON}	I ine enable time	S to D, nD			30	ns
		OE to D, nD			17	
	Line disable time S to D, nD OE to D, nD	S to D, nD			12	
t _{OFF}				10	ns	
t _{SK(O)}	Output skew between center port to any oth	Output skew between center port to any other port ⁽²⁾		0.1	0.2	ns
t _{SK(P)}	Skew between opposite transitions of the sa	ame output (t _{PHL} – t _{PLH}) ⁽²⁾		0.1	0.2	ns

- (1) For Max or Min conditions, use the appropriate value specified under Electrical Characteristics for the applicable device type.
- (2) Specified by design
- (3) The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 10pF load. This time constant is much smaller than the rise/fall times of typical driving signals, therefore the time adds very little propagational delay to the system. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and the switch interactions with the load on the driven side.

5.9 Switching Characteristics, $V_{CC} = 2.5V \pm 10\%$


over operating range, $T_A = -40$ °C to 85°C, $V_{CC} = 2.5V \pm 10$ %, GND = 0V

	PARAMETER		MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pd}	Propagation delay ^{(2) (3)}			0.25		ns
	Line enable time	S to D, nD			50	no
ton	Line enable time	OE to D, nD			32	ns
	Line disable time	S to D, nD			23	no
TOFF	Line disable time	OE to D, nD			12	ns
t _{SK(O)}	Output skew between center port to any other	port ⁽²⁾		0.1	0.2	ns
t _{SK(P)}	Skew between opposite transitions of the same	e output (t _{PHL} - t _{PLH}) ⁽²⁾		0.1	0.2	ns

- (1) For Max or Min conditions, use the appropriate value specified under Electrical Characteristics for the applicable device type.
- (2) Specified by design
- The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 10pF load. This time constant is much smaller than the rise/fall times of typical driving signals, therefore the time adds very little propagational delay to the system. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and the switch interactions with the load on the driven side.


Submit Document Feedback

5.10 Typical Characteristics





6 Parameter Measurement Information



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.
- (2) C_L includes probe and jig capacitance.

Figure 6-1. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})




Figure 6-2. OFF Isolation (O_{ISO})




Figure 6-3. Crosstalk (X_{TALK})




Figure 6-4. Bandwidth (BW)




Figure 6-5. Propagation Delay






Figure 6-6. Skew Test




Figure 6-7. ON-State Resistance (ron)




Figure 6-8. OFF-State Leakage Current




Figure 6-9. Capacitance

7 Detailed Description


7.1 Overview

The TS3USB221A device is a 2-channel SPDT switch specially designed for the switching of high-speed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os. The wide bandwidth (900MHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. The device also has a low power mode that can reduce the power consumption to 1μ A for portable applications with a battery or limited power budget.

The device is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480Mbps).

The TS3USB221A device integrates ESD protection cells on all pins, is available in a tiny μ QFN package (2mm × 1.5mm) and is characterized over the free air temperature range from -40° C to 85° C.

7.2 Functional Block Diagram



A. EN is the internal enable signal applied to the switch.

Figure 7-1. Simplified Schematic of Each FET Switch (SW)

Submit Document Feedback

7.3 Feature Description

7.3.1 Low Power Mode

The TS3USB221A has a low power mode that reduces the power consumption to 1 μ A while the devices is not in use. To put the device in low power mode and disable the switch, the bus-switch enable pin \overline{OE} must be supplied with a logic "High" signal.

7.4 Device Functional Modes

Table 7-1. Truth Table

S	ŌĒ	FUNCTION			
X	Н	Disconnect			
L	L	D = 1D			
Н	L	D = 2D			



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

There are many USB applications in which the USB hubs or controllers have a limited number of USB I/Os. The TS3USB221A can effectively expand the limited USB I/Os by switching between multiple USB buses and interface with the buses on a single USB hub or controller.

8.2 Typical Application




Figure 8-1. Application Schematic

Submit Document Feedback

8.2.1 Design Requirements


Follow the design requirements of the USB 1.0,1.1, and 2.0 standards.

TI recommends that the digital control pins S and \overline{OE} be pulled up to V_{CC} or down to GND to avoid undesired switch positions that can result from the floating pin.

8.2.2 Detailed Design Procedure

The TS3USB221A can operate properly without any external components. However, TI recommends to connect unused pins to ground through a 50Ω resistor to prevent signal reflections back into the device.

8.2.3 Application Curves



8.3 Power Supply Recommendations

Make sure the power to the device is supplied through the VCC pin and follows the USB 1.0, 1.1, and 2.0 standards. A bypass capacitor is recommended to be placed as close to the supply pin VCC to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

8.4 Layout

8.4.1 Layout Guidelines

Place supply bypass capacitors as close to VCC pin as possible and avoid placing the bypass caps near the D+/D- traces.

Make sure the high speed D+/D- trace lengths match and are no more than 4 inches; otherwise, the eye diagram performance can degrade. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In layout, make sure the impedance of D+ and D- traces match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners to reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around the via to minimize the capacitance. Each via introduces discontinuities in the transmission line of the signal and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because stubs cause signal reflections. If a stub is unavoidable, keep the stub less than 200mm.

Route all high-speed USB signal traces over continuous planes (VCC or GND), with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in Figure 8-5.




Figure 8-5. Four-Layer Board Stack-Up

Make sure the majority of signal traces run on a single layer, preferably Signal 1. Make sure the GND plane, which is solid with no cuts, is immediately next to this layer. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.

Submit Document Feedback

8.4.2 Layout Example




Figure 8-6. Package Layout Diagram



9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (July 2024) to Revision C (October 2024)	Page
• Changed Features bullet from: $R_{ON} = 6\omega$ maximum to: $R_{ON} = 6\Omega$ maximum	1
• Changed <i>Features</i> bullet from: $\delta r_{ON} = 0.2\omega$ typical to: $\Delta r_{ON} = 0.2\Omega$ typical	1
Changes from Davision A (Eshruam, 2015) to Davision D (July 2024)	Dog

Cr	nanges from Revision A (February 2015) to Revision B (July 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated the ESD performance test conditions in the Features section	1
•	Changed CDM test conditions in the ESD Ratings table from: per JEDEC specification JESD22-C101 to	o: per
	ANSI/ESDA/JEDEC JS-002	4
•	Added footnote to the V _{I/O} parameter in the <i>Recommended Operating Conditions</i> table	4
•	Changed RSE (UQFN) junction-to-ambient thermal resistance value from: 179.7°C/W to: 204.8°C/W	<mark>5</mark>
•	Changed RSE (UQFN) junction-to-case (top) thermal resistance value from: 107.9°C/W to: 118.1°C/W	<mark>5</mark>
•	Changed RSE (UQFN) junction-to-board thermal resistance value from: 100.7°C/W to: 121.5°C/W	5
•	Changed RSE (UQFN) junction-to-top characterization parameter value from: 7.1°C/W to: 13.9°C/W	<mark>5</mark>
•	Changed RSE (UQFN) junction-to-board characterization parameter value from: 100.0°C/W to: 121.2°C	2/W <mark>5</mark>
•	Changed the V _{IK} value in the <i>Electrical Characteristics</i> table from: –1.8V maximum to: –1.8V minimum.	<mark>5</mark>
•	Changed the Typical Characteristics section	<mark>7</mark>

Product Folder Links: TS3USB221A

Changes from Revision * (November 2008) to Revision A (February 2015)

Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
 Deleted the Ordering Information table from the data sheet. See the Mechanical, Packaging, and Orderable Information section for the ordering information.
 Update the document to the new TI data sheet standard

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TS3USB221A

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TS3USB221ARSER	Active	Production	UQFN (RSE) 10	3000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(LH7, LHH, LHO, LH R, LHV)
TS3USB221ARSER.A	Active	Production	UQFN (RSE) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(LH7, LHH, LHO, LH R, LHV)
TS3USB221ARSER.B	Active	Production	UQFN (RSE) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(LH7, LHH, LHO, LH R, LHV)
TS3USB221ARSERG4	Active	Production	UQFN (RSE) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(LH7, LHH, LHO, LH R, LHV)

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

OTHER QUALIFIED VERSIONS OF TS3USB221A:

Automotive: TS3USB221A-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB221ARSER	UQFN	RSE	10	3000	180.0	8.4	1.68	2.13	0.76	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jul-2025




*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TS3USB221ARSER	UQFN	RSE	10	3000	210.0	185.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated