Memory Tagging: A Memory Efficient Design

Aditi Partap Stanford University aditi712@stanford.edu

Abstract—ARM recently introduced a security feature called Memory Tagging Extension or MTE, which is designed to defend against common memory safety vulnerabilities, such as buffer overflow and use after free. In this paper, we examine three aspects of MTE. First, we survey how modern software systems, such as Glibc, Android, Chrome, Linux, and LLVM, use MTE. We identify some common weaknesses and propose improvements. Second, we develop and experiment with an architectural improvement to MTE that improves its memory efficiency. Our design enables longer memory tags, which improves the accuracy of MTE. Finally, we discuss a number of enhancements to MTE to improve its security against certain memory safety attacks.

1. Introduction

Memory corruption vulnerabilities continue to be the most widely reported class of vulnerabilities. A report from the Google Chromium team [Chr21] that examined 912 high or critical severity security bugs since 2015 found that about 33% are due to *spatial* bugs, such as buffer overflow, and about 36% are due to *temporal* bugs, such as use-after-free. In response, an array of techniques have been deployed to make these vulnerabilities harder to exploit: non-executable pages [CSBS22], address space randomization [ASL22], stack canaries [CPM+98], guard pages, address sanitization [SBPV12], [KAS20], control flow integrity [ABEL09], and many others.

In addition to software techniques, processor companies have introduced architectural features to defend against memory corruption attacks, such as a shadow stack and EndBranch in Intel CET [SGS19]. ARMv8.3 added support for cryptographic control flow integrity [MBBM15]. This feature, called ARM Pointer Authentication Codes (PAC) [PAC17], embeds a short (say, 16 bits) cryptographic integrity code (MAC) in the top bits of every 64-bit function pointer and return address. The MAC is checked before the pointer is dereferenced and an exception is raised if the MAC is invalid. While this feature ensures that a pointer cannot be overwritten with an arbitrary value [LNW+19], it cannot enforce memory safety.

ARMv8.5 recently added an important mechanism, called Memory Tagging Extension (MTE) [MTE19], to improve the memory safety of code written in an unsafe

Dan Boneh

Stanford University
dabo@cs.stanford.edu

tug in Virtual Memory
tous in Virtual Memory
ical Tag Cie where it

muches the Physical exists in RAM).

language, while requiring no source changes. MTE implements a tagging approach to memory access, as proposed in [SSS⁺18]. The design is closely related to the design of Hardware-assisted AddressSanitizer (HWASan).

MTE has two parts. First, all of physical memory is divided into 16-byte granules, and each granule is given the total street of the stree an associated 4-bit tag. These tags are managed by the hardware and are stored in a reserved location in RAM. Stored in For example, for 64GB of physical memory, the tags take up 2GB of space. Second, every pointer and virtual address is modified to the space of the space is modified to the space. is modified to contain a 4-bit tag in its top byte. This AM is possible in a 64-bit system because the top byte of a How clerk pointer is not used for address translation. When a pointer w is used to access memory, the hardware first verifies that the 4-bit tag embedded in the pointer matches the 4-bit tag associated with the 16-byte granule being accessed. If not, the hardware raises an exception or records that a mismatch occurred. The reason for using 16-byte granules is explained in [SSS+18, p. 6]: larger granules reduce tag storage, but harm the security of MTE and cause other overheads due to alignment requirements.

Let us briefly look at a few applications of MTE:

- MTE can reduce the likelihood of a buffer overflow by ensuring that consecutive buffers are tagged with different 4-bit tags. That way, a pointer into one buffer will trigger an exception if it tries to write to an adjacent buffer.
- MTE can reduce the likelihood of a use-after-free by enhancing the free function to change the 4-bit tags associated with all the granules being freed. A dangling pointer will then trigger an exception if it tries to read from or write to the freed space.
- MTE can reduce the likelihood of a double-free by making the free function check that the tag in the given pointer matches the tag of the granules being freed, and do nothing if not. Since free changes the tags of the freed granules, freeing the same space again will do nothing.

We stress that these protections are not foolproof and discuss this further in Section 3.

In Section 2 we review the hardware features of MTE as well as the Linux kernel changes that were needed to support MTE. We fill in some details that are missing from ARM's description.

Our contributions. Memory allocators need to be modified to take advantage of MTE: malloc needs to tag newly allocated memory and free needs to change these tags. We examined the allocators used in a number of projects and found that every project chose to implement a different tagging strategy. In Section 3 we survey the tagging strategies used by Glibc, Android Scudo, Linux Slub, Chrome, and LLVM (for tagging stack granules).

We found significant differences between the tagging strategies in the projects listed above. While all of these projects benefit from using MTE, some of the strategies used offer much weaker protection than what can be achieved using MTE. We describe some potential vulnerabilities in all five allocators, and describe ways in which the security of these allocators can be improved with relatively inexpensive modifications. We note that currently, there is no support for MTE in iOS, Windows, and the Go runtime.

Improving MTE. Next, we look at improving the design of MTE. MTE uses 4-bit tags which means that an attacker can guess a required tag with probability 1/16. While pointers can accommodate larger tags, the reason 4-bit tags are used is due to the space required to store tags: 2GB of memory is needed to store tags for a system with 64GB physical memory. Larger tags, say 16-bit tags, would quadruple the required memory.

In Section 4 we propose a way to support larger tags, but without increasing the required memory to store tags. Our observation is that many allocations are comprised of multiple consecutive granules where all granules have the same tag. This means that we can compress the set of tags using run-length-encoding and only store the starting point of an allocation, the number of granules it contains, and the assigned tag. There is no need to store all the tags associated with the allocation in an explicit tag array. The challenge is that allocations are constantly malloc'ed and free'ed and we need a data structure that can handle a dynamic runlength-encoding with a fast lookup and a fast update. We describe such a data structure in Section 4. As an additional benefit, this data structure makes it possible to set the tag of many granules at once, which can improve the performance of malloc and free.

Next, we implement a modified version of MTE using our data structure. Our implementation is a software patch to OEMU's emulation of ARMv8.5. The result is an ARM emulator that implements our modified MTE.

We then experiment with several applications to measure the space savings in tag storage due to our modified MTE. We experiment with Apache2, md5, FFmpeg, pbzip2, and axel. The space savings are significant in applications that mostly make large allocations and more modest in applications that predominantly make small allocations. Figures 1 and 4 describe the distribution of allocation sizes for each application we experimented with. Our detailed evaluation in Section 4.4 shows that for all the applications we tested, our design supports large tags, even 32-bits long, for 58% to 99.9% of RAM (depending on the application) with the same storage as MTE's current implementation.

To summarize, our experiments show that we can support larger tags, 8, 16, and even 32 bits per granule, for most of RAM, with the same memory overhead for tag storage as the current implementation of MTE. The cost is a more complex data structure than the simple tag array used in the current MTE.

Recall that MTE tags are stored in the high-order bits of every pointer, and this space is also used by PAC (pointer authentication). In Section 5 we discuss unifying PAC and MTE into a single value stored in the high-order bits of every pointer. We show that this provides protection equivalent to the combination of 16-bit MTE and 16-bit PAC, while only using 16-bits in the pointer. Finally, we discuss related work in Section 6.

2. Overview of Memory Tagging

We begin by describing the detailed operation of MTE at both the hardware and kernel levels. Our description fills in some details that are not described in the MTE whitepaper [MTE19], [Ban19]. whitepaper [MTE19], [Ban19]. How

2.1. Architectural Changes

or hie need to find out if we can see which tugs one occive) Memory & Cache Changes. MTE adds a new memory type called Normal tagged memory. A global tag array stores a 4-bit tag for every 16 bytes (granule) of this memory type: for example, for a machine with 64GB of tagged RAM, the tag array would require 2GB. These tags are stored either in RAM reserved by firmware or in the metadata space available in DRAM chips such as ECC bits. Tags are prefetched when cache lines are loaded for tagged memory. There is also a tag cache used for caching tags. Note that tags are applied to physical memory, not to virtual addresses.

ISA Extensions. MTE adds new instructions for handling BULK and tagged memory. For every load and store to a granule in tagged memory, the hardware compares the tag in the on herhol top byte of the address register to the tag assigned to the granule being accessed, and can raise an exception in case level of mismatch. The LDG and STG instructions are used to get and set the tag of a granule. The instructions LDGI and STGM do bulk tag manipulation, but can only be used by system software at Exception Level 1 or higher (e.g. the kernel). These instructions load/store the tags of 1 to 16 consecutive granules at once.

The ADDG and SUBG instructions are used for pointer arithmetic: they modify the tag and address separately by an immediate value. The IRG instruction is used to generate a random tag for a granule.

Tag Checking Controls. MTE defines new system registers that control tag-checking behavior.

Global control. The Coregister (Tag Check Override) can be used to disable all memory tag checking. Setting the 25th bit of this register to 1 disables tag checking for all loads and stores to tagged memory.

Handling tag mismatches. When tagging is enabled, there are two modes for handling tag mismatches: synchronous, wherein the hardware throws an exception on tag mismatch; and asynchronous, wherein the CPU accumulates tag mismatch information in a system register (TFSR_ELx or TFSR_EL1 for user mode) [Fra21]. In asynchronous mode, the kernel can react to tag faults during a context switch or a system call, for example, by killing the offending process or thread. This mode has a lower performance overhead but is less precise than synchronous mode.

The match-all tag. MTE provides the option of using $0 \times F$ as a match-all tag, in kernel space. Specifically, if the TCMA bit of the translation control register (TCR_EL1) is enabled, then all memory accesses from EL1 (kernel space), using a pointer tagged with $0 \times F$, are not checked for tag equality. This feature is likely inherited from the match-all tag in the software-based kernel address sanitizer (KASAN). It lets the kernel allocate a large buffer, without spending the time to set the tags for all the granules in the buffer.

2.2. OS/Kernel Support

The Linux kernel added support for enabling memory tagging. We describe the key updates to the kernel.

Enabling tagged addresses. To enable MTE, a user process must call prctl with the PR_SET_TAGGED_ADDR_CTRL option to be able to pass tagged addresses to the kernel [FM20]. It must also enable the tagged memory attribute on an address range using a new PROT_MTE flag for the mmap and mprotect functions. These flags must also be set for stack pages when the process starts, to enable tagging for the stack. The tags are initially set to 0 whenever a page is mapped to a process' memory, and preserved on copy on write. Clearing tags for a new page is necessary to avoid leaking sensitive information about the previous owner of the page.

Configuring tag mismatch behavior. The tag checking mode (synchronous or asynchronous) is selected for each process by calling pretl with the corresponding flag. Tag mismatches are ignored if no mode is specified. If a thread's checking mode is none or asynchronous, then kernel accesses to user space are not checked for a matching tag. If the mode is synchronous, the kernel makes a best effort to check its accesses to user space [FM20].

Forking. When a process forks, the child process inherits the parent's tagging configuration, memory map attributes, and the memory tags.

Shared Memory. Linux supports using both MAP_SHARED and MAP_PRIVATE with MTE, but tagging is not supported for file-backed memory mappings. With MAP_SHARED [FM20], both memory and its corresponding tags can be shared between processes. Interestingly, if a process shares memory with a forked child using MAP_SHARED, and the child changes a tag assigned to shared memory, then the parent's pointers to that address will no longer function.

Supporting ptrace. Linux has added support for a tracker process to read and write tags of another process us-

ing ptrace, with requests PTRACE_PEEKMTETAGS and PTRACE_POKEMTETAGS respectively.

Page Swapping and Hibernation. A new page flag has been added to track whether a page has been mapped into user space with MTE enabled. The tags are saved/restored when the page is swapped out/in respectively. Hibernation support uses the same page flag to copy tags out of tag storage and into memory before the hibernation image is created [Pri20]. Similarly, Linux has added support to save/restore system registers, such as TFSR_EL1, during suspension [Fra21].

2.3. MTE Limitations

While MTE is a powerful low-overhead approach to memory safety, it does not prevent all memory corruption attacks. In particular, it does not protect against:

Intra-object overflows. When an object is allocated, memory for all its sub-fields is tagged with the same value, so that the returned pointer can be used to access the entire object. Consequently, an intra-object overflow can be used to corrupt data and pointers contained within the object without causing a tag mismatch exception.

Blind ROP Attacks. One could attack an MTE-based server in a similar fashion to the Blind ROP attack [BBM+14], namely determining the tag of a memory granule, by trying multiple guesses and checking if the server crashes and restarts. Since tags are only 4 bits, this will take 16 restarts in expectation.

Speculative execution. Attacks based on speculative execution (such as Spectre [KHF⁺19]) could be used to infer the memory tag value of a granule without triggering a tagging violation [ZAM⁺21].

These weaknesses have also been pointed out in past works [JBW⁺22], [BJMC20], [Ama22].

3. How MTE is used in Real-World Systems

Next, we look at how software systems have adapted to use memory tagging. Every project uses a different strategy for implementing tagging, and we review the security of these variants.

3.1. Glibc

Glibc, the GNU C Library, updated its implementation of the malloc and free functions to support ARM MTE for tagging heap memory [Ear20], [NPE20]. On every malloc and realloc, Glibc generates a new *random non-zero* tag using the IRG instruction, and assigns it to all the granules in the allocated memory. It writes the tag in the top byte of the returned pointer. On a call to free, all the granules belonging to the freed allocation are tagged with 0. This ensures that pointers to the freed space will no longer work.

Glibc maintains an object's metadata in the 16 bytes preceding the start of the object, and that single granule is always tagged with tag value zero. This metadata granule,

How enuble which precedes every heap allocation, acts as a guard to prevent an overflow from one allocation to the next.

Lastly, Glibc checks for a double-free, by verifying that the tag in the provided pointer matches the tag of the memory being freed. Since the memory tag will be zero after being freed, the pointer's tag will not match on a double free.

Security. We point out some weaknesses in this design. We assume that the attacker has access to the application's source code and binary, and the attacker can craft heap pointers with arbitrary tags and addresses. For simplicity, we assume that the source code of the system being attacked includes pointer arithmetic instructions that let the attacker manipulate tags in pointers. In practice, this is often done using gadgets in the code that do the desired arithmetic.

Some attacks on Glibc's tagging strategy are possible due to the use of a deterministic tag, namely zero, for metadata and for freed space.

Overwriting the metadata. Since the attacker knows that metadata granules are always tagged with zero, they could use pointer arithmetic to change the tag of any object pointer to 0, and overwrite the metadata adjacent to the object. Listing 1 gives a sample source code that is vulnerable to such an attack. The attacker iteratively subtracts one from arr1 pointer's tag until it becomes zero. Then, the attacker overwrites arr1's metadata at index -16 (16 bytes left from where arr1 starts). A key point is that this attack is guaranteed to work (with probability 1) because the metadata granule is always tagged with zero. Such exploits can be chained with other vulnerabilities to gain root privilege or allow remote code execution [Eva14].

```
void src_code(int ind, long delta, char val) {
   char* arr1 = malloc(48);
   // change pointer tag to 0:
   while (((<long>(arr1) >> 56) % 16) > 0)
        arr1 -= delta;
   // overwrite metadata:
   arr1[ind] = val;
}
// overwrite arr1's metadata with val:
src_code(-16, 0x10000000000000, val)
```

Listing 1. glibc Heap Tagging Metadata Vulnerability: The attacker controls the arguments ind, delta, val.

Use after free. Since Glibc changes the tags of freed memory to zero, an attacker can again use pointer arithmetic to modify a dangling pointer's tag to 0 and cause a use-after-free vulnerability. As before, the attack is guaranteed to work and can be done using code similar to Listing 1. The check for double-free can be similarly bypassed, by modifying the pointer tag to 0, which will then match the tag of freed memory.

Finally, consider a dangling pointer p to a freed allocation. Once the space is reallocated to another buffer, there is a 1/15 chance that the new tag will match the old tag (prior to the free). If that happens then accessing memory using p will not trigger a tag mismatch exception and enable a use-after-realloc. The success probability is only 1/15.

Improvements. A natural suggestion is to tag every metadata granule with a random tag that is different from the tag of the adjacent allocation to the right. This prevents the preceding allocation from overflowing into the adjacent allocation because the overflow pointer cannot match both the tag of the metadata granule and the tag of the adjacent allocation. Moreover, it protects the metadata from an overflow from the preceding allocation with probability $15/16 \approx 93\%$. It also ensures that a simple metadata attack, as in Listing 1, will not succeed with certainty; it will succeed with probability at most 1/16 because the attacker must correctly guess the tag of the metadata granule.

Similarly, freed memory could be tagged with a random tag that is different from its current tag value (instead of always tagging freed memory with zero). As before, it prevents existing pointers from accessing freed memory and prevents a double free. More importantly, an attacker can no longer cause a use-after-free with certainty by setting the tag of a dangling pointer to zero.

3.2. Linux SLUB

The Linux kernel uses three different slab-based memory allocators, SLUB, SLOB, and SLAB, with SLUB being the most widely used. All three include support for software-based memory tagging using KASAN.

The SLUB allocator was extended to support MTE, by adding a new hardware tag-based mode in KASAN [Kon20], [Kon21]. It uses IRG to generate a random tag value for a new memory allocation (via kmalloc), but excludes the tags 0xE and 0xF. Hence, a new allocation is tagged with one of 14 tags. It sets this random tag as the tag for all the newly allocated granules and embeds the tag into the returned pointer. Since slab-based allocators round up the allocation size, they can allocate extra granules beyond the requested size. These granules are tagged with 0xE. When memory is freed with a call to kfree, all the freed granules are also assigned tag value 0xE. The tag 0xE is called the "no access" tag, although this "no access" property is not enforced by the hardware.

For internal data structures, the allocator returns a pointer with the match-all tag (0xF) to speed-up memory allocation. At startup, the kernel sets MTE's flag to disable tag checking for pointers with a 0xF tag. As a result, SLUB need not update the tags of the memory granules allocated for internal data structures, which speeds up memory allocation but disables tag checking. Note that no physical memory granule is ever tagged with the match-all tag 0xF.

The allocators implement explicit checks for double free: a call to free is rejected unless the pointer tag is either the match-all tag or it matches the current memory tag.

Security. The allocator uses a *deterministic* tag (0xE) for freed space, and the same security concerns raised for Glibc with regard to user-after-free (and double-free) apply here as well.

Exploiting the Match-all tag. More importantly, there is an opportunity to exploit the match-all tag 0xF of MTE. Since

Linux enables this match-all feature, any memory location on the kernel's heap can be accessed once a pointer with tag 0xF is crafted. An attacker can do so by using pointer arithmetic to modify the tag of any valid pointer to 0xF. This again can be done using code similar to Listing 1. This diminishes the security provided by MTE since a single crafted pointer is enough to obtain read/write access to all kernel memory.

3.3. Android Scudo

Scudo is the default memory allocator used by the Android mobile OS. It uses two types of allocators: a primary allocator for small-sized allocations, and a secondary allocator that manages large allocations (at least one page).

3.3.1. The primary allocator. This is a size-class-based allocator, meaning that it has blocks of memory reserved for objects of specific sizes (also called size classes). Each block can have multiple chunks, with each chunk serving one allocation. It aligns allocations and metadata to 16 bytes, to support tagging granules. At malloc, a new random nonzero tag is generated, and all the allocated granules and the returned pointer are tagged with that value. Similarly, at free, a random non-zero tag is generated, and all the freed granules are tagged with it [SSC+20], [Col19]. Note that this avoids deterministic tags for chunks.

Interestingly the allocator implements the following optimization: when malloc re-allocates memory that was previously freed, and the new allocation has the same start address as the previous allocation, malloc re-uses the random tag (that was assigned at free) and assigns it to the pointer. If the new allocation is larger than the old one, it tags the additional granules with the same tag. If the new allocation is smaller, it tags the granule at the very end of the new allocation with zero. This avoids the overhead of generating another tag and re-tagging all the granules.

Scudo places 16 bytes of metadata (chunk header) in front of every allocation. This granule is tagged with zero, but Scudo uses a 16-bit checksum to protect it, stored in the last two bytes of the header. The checksum is verified every time the header is accessed, to detect potential corruption. This metadata granule acts as a guard to prevent a buffer overflow from the preceding allocation.

Scudo provides additional features to enhance security. First, it tags the granule just following every allocation with zero. This acts as a guard to catch a buffer overflow emanating from the allocation. The second feature is optional and controls how chunks are tagged. If turned on, Scudo generates odd tags for allocations in odd-numbered chunks and even tags for allocations in even-numbered chunks.

Security. The odd-even tagging feature protects against benign overflows on either side, since the allocations on either side would have a different parity tag. But, a malicious attacker could guess the tags of adjacent allocations with probability 1/8, since the parity of an object gives away the parity of its adjacent objects in the same size class.

Temporal Safety. Since Scudo re-tags freed granules with a new random tag at free, any use-after-free attempt (benign or malicious) will be caught with probability $15/16\approx 93\%$ if random tagging is used, and with $7/8\approx 87\%$ probability if odd-even tagging is used. More generally, the odd-even feature provides a security tradeoff: it ensures protection for a benign overflow into an adjacent allocation, but worsens the probability of catching a use-after-free and a benign use-after-realloc from 93% to 87%.

Listing 2 gives an example source code that is vulnerable to a use-after-free attack, caused by the optimization where Scudo re-uses the tag generated at free. The code first makes a big allocation a1, which is then freed. Another allocation a2, smaller than a1, is made immediately, and if a2 is assigned to a1's freed memory, then the a2 pointer tag will match the tag of all the 40 freed granules. The allocator will re-tag the granule right next to a2 (the 31st granule) with zero, but an attacker can use a2 to overflow into granules 32 to 40 since they are not retagged.

```
void src_code(int ind, char val)
{
    char* a1 = malloc(640);
    free(a1);
    char* a2 = malloc(480);  // a2 == a1
    // overflow into a1's freed granules
    arr2[ind] = val;
}
// attacker calls:
src_code(500, val);
```

Listing 2. Scudo Use-after-free Vulnerability. The attack works for all values of ind between 496 and 639 (32nd to 40th granule).

Potential Improvements. The use-after-free attack is possible because re-allocating a subset of freed memory does not re-tag the affected granules. To avoid this, it is important to generate a new random tag at malloc and use it to either tag the re-allocated granules or to tag the remaining free granules that remain free.

3.3.2. Secondary Allocator. Since this allocator is only used for large allocations, Scudo does not tag allocated memory due to the large overhead of setting the tags for all the granules during malloc and free. Instead, the allocator uses the following protections: it protects the allocation with a non-readable (using PROT_NONE) guard page on the right. The memory between the beginning of the page and the start of the allocation is tagged with a random non-zero tag. This acts as a guard to prevent an overflow to the left, since all allocations are 0-tagged. To protect against temporal attacks, it sets freed pages as non-readable (using PROT_NONE) to catch attempts to access freed memory [Col20].

3.4. Chrome PartitionAlloc

PartitionAlloc is the heap memory manager used by both Chrome and Chromium browsers. This allocator splits memory into different partitions, each reserved for objects of a specific type or size. Different partitions exist in different regions of the process address space, and there is a guard page on both sides of each partition.

The allocator uses MTE tagging as follows: at every malloc call (i.e. new heap variable), it generates a random tag, which it assigns to all the allocated memory granules, and to the returned pointer. At free, it increments the tag by 1 for all the freed granules [pta21]. When re-allocating previously freed memory, it re-uses the incremented tag, and simply assigns it to the returned pointer. This optimization improves malloc time. Larger allocations have guard pages on both sides.

The chrome team implemented an interesting mechanism [BLP22] on top of MTE to further defend against use-after-free. Their concern is that, due to the "increment by one" tagging strategy, an attacker can wait for 16 malloc/free cycles of a memory location until the tag for that memory cycles back to an old tag value. A dangling pointer can be used at that time without triggering a tag mismatch exception. To prevent this they use quarantining: when the 4-bit tag of a memory location reaches zero, that location is placed in a quarantine list and is not re-allocated until a periodic heap scan checks that no dangling pointers are pointing to this location. If so, the location is removed from the quarantine list and can be re-allocated.

Security. Due to the deterministic behavior at free (increment by one), an attacker can cause a use-after-free, with probability 1, by incrementing the tag of a dangling pointer by one. Listing 3 gives an example vulnerable code. The attacker uses pointer arithmetic to increment the tag of the dangling pointer arr2 by 1. Then, the pointer can be used to access freed memory. Since the incremented tag is also re-used when re-allocating freed memory, an attacker could also cause a Use-after-realloc with an old dangling pointer, similar to Listing 3.

```
void src_code(long delta, char val) {
    char* arr1 = malloc(64);
    char* arr2 = arr1;
    free(arr1);
    // arr2 is now a dangling pointer
    // increment the tag:
    arr2 += delta;
    // access freed memory:
    arr2[0] = val;
}
src_code(0x10000000000000, val);
```

Listing 3. Chromium use-after-free due to increment-by-1 tagging strategy.

An Improvement. The increment-by-one strategy ensures that all 16 tags are used before the tag recycles to an old value. A better way to do this is to choose a random odd 4-bit offset δ at startup and then have the free function increment the tag by δ (mod 16). This ensures that all 16 tags are used before the tag recycles, as before, but because the attacker does not know δ , it is harder to mount a use-afterfree that succeeds with probability one. To further improve memory safety, the allocator could maintain a small array of random odd δ s and the low-order bits of the starting address of the allocation could be used to determine which delta gets used when free-ing the allocation.




Figure 1. Average allocation size of real-world workloads. The y-axis is in bytes, in log scale.

An alternative approach is to assign *random* tags at free, different from the current tag value. This will provide a similar security guarantee as the previous paragraph, but with a lower memory overhead.

3.5. LLVM Stack Tagging

LLVM, the backend used with clang, has been updated to assign MTE tags to stack variables in the function prologue [Ste19b], [Ste19a], [SSC+20]. Similar to the Chrome allocator discussed in the previous section, LLVM uses an increment-by-one strategy to tag stack variables, which enables an overflow attack on stack variables that succeeds with probability one. We were able to successfully run this attack in an MTE-enabled VM in QEMU. We discuss the implementation, the attack, and our suggested improvements in Appendix A.

4. Improving MTE's memory efficiency

Since MTE uses 4-bit tags, there is a 1 in 16 chance that a random rogue pointer will contain the correct tag. While there is room in the high-order bits of a 64-bit pointer to store longer tags [FM19], [PAC17], the reason MTE uses such short tags is due to the overhead of storing all tags in memory. With a 4-bit tag for every 16-byte granule, this overhead is already 3.25%. Concretely, the tag array takes 2GB for a machine with 64GB RAM.

We propose to improve this significantly by compressing the tag storage using a succinct data structure instead of a tag array. This lets us use longer tags without taking up additional storage in RAM.

4.1. Our approach officials contiguous large

For a large allocation, say 160 bytes, it can be wasteful to store the same tag value in the tag array for all 10 granules in this allocation. Figure 1 shows the average allocation sizes for five real-world workloads running on an Arm64v8 VM. We observe that the average size lies between 265 and 818859 bytes (17 to 51179 granules). This means that a lot of space is wasted by storing the same tag 17 to 51179 times on average. We could instead use Run Length Encoding (RLE) to store the starting address and tag value for each

run, as shown in Figure 2. Each continuous set of granules with the same tag is called a run; the example in Figure 2 has 6 runs.

Storing the RLE encoding instead of an explicit tag array greatly reduces the memory space needed to store tags. Consequently, we could either store 4-bit tags in less memory, or use larger tags, say 8, 16, or even 32 bits per granule, without expanding the total memory used by MTE. However, an RLE-based data structure is useful only if (i) reading the tag of a granule is fast (needed in every load and store instruction), and (ii) maintaining the data structure as tags are updated is efficient (needed in every memory allocation/de-allocation).

Our approach supports both properties, while maintaining low memory overhead. We do so by using a suitable BTree to store the starting addresses of all runs, along with their corresponding tag values. The starting addresses are used as the keys for the tree. Figure 3 shows a 4,5-BTree for the tag array in Figure 2. With this data structure, accessing and modifying the tag of a random granule takes time proportional to the depth of the BTree. As the number of runs stored in the tree increases, so does the depth of the tree. As we will see in §4.4, the depth of the BTree stays quite small in most real-world workloads. Hence, we are able to support larger tags without exceeding the memory overhead of a 4-bit tag array, while supporting fast tag access and update.

With this approach, every pointer will need to store a larger tag in its high-order bits. We explain how to do that in Section 4.5.

In Section 3 we saw that allocators try to improve the running time of malloc and free by minimizing the number of times that they update the tags associated with the granules of a large buffer. The BTree data structure has the added benefit that a single update to the tree can update the tags of many consecutive granules. This may make it unnecessary to employ the security-harming optimizations used by some allocators.

Using a per-page BTree. There are three difficulties with using a global BTree for the whole of RAM.

- Concurrency: If two processes own adjacent physical memory pages, then it becomes difficult to concurrently update tags for their granules. This is because the runs for these processes might belong to the same sub-tree or the same node, and hence we might need to use extensive locking. While lock-free implementations of BTrees exist [LS13], they are inefficient and complex to implement [WPL+18].
- Page swaps: Whenever the OS swaps a page between memory and disk, the tags corresponding to that page also need to be swapped. With a global BTree, this will require reading the tag of every granule in the page, writing it to disk, and then updating the global BTree with the tags of all the granules read from disk. This can be an expensive operation and combined with the first issue, can affect adjacent pages as well.
- An attack: A global BTree is susceptible to an algorithmic




Figure 2. Run Length Encoding Example. We have 3 allocations, each of size 48 bytes (three granules), with one granule of Glibc metadata before every allocation.




Figure 3. BTree corresponding to the tag array in Figure 2

complexity attack [CW03], where a single process can make a large number of small allocations to increase the size and depth of the tree, thereby slowing down all the other processes on the machine. For example, if process 1 and process 2 both have one page each, and process 1 only has one allocation, then the depth of the BTree would be 1 if process 2 only made one allocation. However, the depth of the global tree increases to five if process 2 were to make 256 16-byte allocations on its page.

To address the difficulties with a global BTree, we opt for a separate BTree for every page. This allows different processes to concurrently access and modify the BTrees corresponding to their pages (except for when pages are shared among processes). Page swapping can be easily done by copying the corresponding BTrees in or out of memory. Lastly, a process with a large number of allocations per page will only slow down other processes sharing the same page. The only downside is that a per-page data structure takes up a bit more memory than a global BTree, because allocations larger than a page are now split into multiple runs, i.e. one run in the BTree of each page. But, our experiments show that we can still support large tags without expanding the memory used by MTE.

An adaptive data structure. The BTree structure can greatly reduce the space requirements when there are few allocations on a page, namely when the average allocation size is large. However, the BTree may grow too large if a process makes a large number of small allocations. If left unchecked, this can increase the memory overhead and slow down accesses and updates to memory tags for that page, as explained in Section 4.3.

To prevent this from happening, we take an adaptive approach. If the memory usage of the BTree for a page crosses a certain threshold, the system switches that page to

an explicit tag array that stores 4-bit tags, as in the current MTE implementation. This bounds the memory overhead of our design.

4.2. Implementation

We now describe the implementation of our per-page adaptive BTree data structure. We aim to support larger tags with the same memory overhead as an explicit 4-bit tag array. Our implementation supports 4-bit, 8-bit, 16-bit, and 32-bit tags. The desired tag size can be chosen at boot time.

An alternative design could instead continue to use 4-bit tags, as currently used by MTE, and focus on reducing the overall memory requirements. We do not do that since this would make it much harder to locate the metadata for each page in memory. Instead, we place the metadata for each page in a fixed location in RAM and aim to use larger tags.

Recall that the default page size for Linux on AArch64 is 4KB. We assume all pages are of this size, and discuss the impact of variable page sizes in Section 4.5.

Tag Storage. We reserve a buffer of the same size as the 4-bit tag array for the whole RAM, i.e. 2GB for a machine with 64GB RAM. We fit our BTree data structure with large tags, within this buffer. The BTree for each 4KB page gets 128 bytes (equal to the tag array space for the page), and the tree for the *i*th page is contained between [128i, 128(i+1)] bytes of the buffer.

```
struct BTreeNode {
  unsigned char keys[4];
  unsigned char children[5];
  unsigned char parent;
  unsigned char tags[TAGARR_NUM_BYTES];
  char count;
};
```

Listing 4. The struct defining a node in our per-page BTree for 4KB pages.

BTree Implementation. We build a 4,5-BTree for each page, consisting of nodes as defined by the struct in Listing 4. Each node contains the following fields: (i) an array of size 4 for storing upto 4 keys. Since each key is the start address (granule number) of a run, and there are 256 granules in a 4KB page, the key is in the range 0 to 255, and can fit in an 8-bit char. (ii) an array of child pointers, of size five, since each node can have up to five children. Each child pointer points to another node in the BTree, and we store the pointer as a relative offset from the starting address of the buffer for the BTree (which is 128i for the ith page). So, the child pointer is in the range 0 to 127, and we store it in an 8-bit char. (iii) a parent pointer, which also stores the relative offset instead of the absolute address, and hence fits in an 8-bit char. (iv) the tags corresponding to each key. The value TAGARR_NUM_BYTES depends on the tag size: we need 2 bytes to store four 4-bit tags, and 4, 8, and 16 bytes to store four 8-bit, 16-bit, and 32-bit tags respectively. Lastly, (v) we store the number of keys in the node in a separate field called count.

Each node in the per-page BTree takes a total of 13, 15, 19, and 27 bytes if 4-bit, 8-bit, 16-bit, and 32-bit tags are

used respectively. This means that our per-page BTree can only have between 4 and 9 nodes for it to fit within the 128 bytes of reserved metadata space for the page.

For each BTree, we also store additional metadata to manage the space used by the nodes within the buffer (detailed in Appendix B).

Handling Tag Accesses. We implement the STG and LDG functions, i.e. setting and getting the tag of a single granule, by using BTree algorithms for inserting/deleting keys while keeping the tree balanced. The STG function additionally tries to merge adjacent runs with the same tag, to reduce the memory overhead. The LDG function simply finds the largest key left to the granule (this is the starting address of the run that the granule belongs to), and returns its tag.

Switching to a 4-bit Tag Array. The system monitors the total space used by the BTree and switches to the 4-bit tag array if the space usage exceeds the max buffer size of 128 bytes. If that happens, the system switches a 1-bit flag denoting that the page's tags are now stored in a tag array. It iterates through all the allocations stored in the BTree and stores the lower 4 bits of each tag in the explicit tag array. Hence, the total space used for storing all the tags for the page never exceeds 128 bytes, as in the current MTE.

We stress that every pointer continues to store the full (4, 8, 16, or 32-bit) tag in its high-order bits. The MMU decides how many high-order bits to use based on the current state of the page being accessed: a BTree or a tag array. If the page uses a 4-bit tag array, then only the lower four bits of the pointer tag will be used when checking the tag. We note that it is possible that two objects which had different tags might end up having the same tag after the switch if the lower 4 bits of their tags were equal. This still provides security equivalent to using 4-bit tags.

Once the system shifts a page from a BTree to a 4-bit tag array, it cannot switch back to the BTree that holds larger tags. This is because the data required to move back is no longer available in memory. The system will reset the page back to a BTree only once the page is released to the operating system.

4.3. Space usage analysis

Next, we analyze the space usage and performance of the adaptive BTree design. We focus on 4KB pages.

Let g denote the total number of granules on the page. Since each page is 4KB, we get g=256. Let n be the number of runs on the page, wherein each run refers to a contiguous set of granules all tagged with the same tag value. For example, each allocation tagged randomly will form a run, and for Glibc, each metadata granule with tag 0 will form a separate run between allocations. Let t denote the tag length (in bytes) for tags being stored in the BTree. This can be 0.5, 1, 2, or 4 bytes. Let d denote the depth of the BTree storing the starting addresses and tags for all n runs. Let m be the number of nodes and S_t^{BTree} be the total space used to store the tree for t-byte tags.

Space Usage. The total space used by each BTree node is 11 + 4t bytes, e.g. 13 bytes for 4-bit tags. Accounting

for all m nodes, the metadata, and the fact that each node has at least 2 runs and at most 4 runs, we get the following inequality for the total space used by the BTree (more details in Appendix \mathbb{C}):

$$\frac{n}{4}(11+4t)+3.125 \leq S_t^{BTree} \leq \frac{n+1}{2}(11+4t)+3.125 \ \ (1)$$

For example, for a 4KB page with 4-bit tags (t=0.5), we consider two cases: one with n=2 runs on the page, and one with n=256 runs on the page.

- For n=2 runs: the tree has just one node, and the total BTree space is 16.125 bytes. This is $7.9 \times$ smaller than the 4-bit tag array space for the page (128 bytes).
- For n = 256 runs (the worst case number of runs): using Eq. (1) we have S_t^{BTree} ≥ 835 bytes, meaning that the tree will not fit within the allotted 128 bytes.

Switching to Tag Array. For each page, the system switches from a BTree to a tag array if the space usage of the BTree exceeds 128 bytes. Considering that each node takes 11+4t bytes, only $m \leq 9, 8, 6$ and 4 nodes can fit within 128 bytes, for 4-bit, 8-bit, 16-bit, and, 32-bit tags respectively. Since each node can only store a maximum of 4 runs, the maximum number of runs that can fit within 128 bytes is

$$n \le 36, \quad n \le 32, \quad n \le 24, \quad n \le 16,$$
 (2)

for 4-bit, 8-bit, 16-bit, and, 32-bit tags respectively. The system will switch the page to a tag array if the number of runs n on the page exceeds these thresholds at any point during program execution.

The switch thresholds in (2) decrease as tag size increases. Hence, one might expect that larger tags will cause more pages to switch to a tag array. We test this out by experiment.

Performance. The running time of the STG and LDG instructions depends on the depth of the tree. Given the size constraints, the BTree depth is at most 3 for 4-bit tags, and at most 2 for larger tags. Hence, tree reads and updates are quite fast. Note that we are unable to experiment with a true ARM hardware implementation of the system.

4.4. Evaluation and Experiments

To compare the real-world space usage of our adaptive BTree to a tag array, we collected the complete memory allocation trace of five commonly used programs. We ran all programs on a t4g.small AWS VM, which has 2 arm64v8 CPUs and 2 GB RAM. We used Valgrind to get the list of all memory allocations and de-allocations during program execution, along with the virtual addresses of the allocations.

Figure 4 plots the CDF of allocation sizes for all five workloads. Table 1 lists details of the five workloads, along with the number of allocations, average allocation sizes, and the total number of pages used. We also report the average number of runs per page, calculated by first measuring the maximum number of runs on each page, during the program execution, and then averaging this over all pages.




Figure 4. CDF of allocation sizes for all five workloads. The x-axis denotes allocation size in log-scale.

Name	Description	#Alloc.	Avg Size	#Pages	Avg #Runs Per Page
apache2	Apache bench ab 20k req.	771	1035	207	6.46
axel	Download 6KB file	231	144745.7	8918	4.87
ffmpeg	Resize image	4734	5597	6545	2.9
md5sum	Calculate md5 hash of 0.5GB file	231	265.3	19	18.32
pbzip2	Compress 2.5MB file 1thread	34	818859.7	6800	2.01

TABLE 1. Details and Statistics of 5 real-world workloads collected using valgrind.

We remark that to convert the virtual addresses of allocations to physical page addresses we used 4KB pages. While Linux exposes virtual to physical page mappings via /proc/PID/pagemap, it can be unreliable due to lazy mapping, copy-on-writes, and page swapping. We therefore did not use it. We discuss how page size impacts our results in Section 4.5.

For FFmpeg, out of 4734 allocations, Valgrind was unable to track 21 allocations of total size 1848 bytes. We manually insert these missing allocations by simulating the worst possible workload for us: we add another page, with 20 allocations of size 16 bytes and 1 of size 1528 bytes, with 16 bytes of metadata between each allocation.

Setup. Before we describe the results, let us briefly explain our setup. We simulate the 5 workloads on a 2.11GHz x86 machine, based on Glibc and Linux's current implementations of memory tagging.

As mentioned in §4.2, we start with reserving a buffer to store the tags, of the same size as the 4-bit tag array, i.e. 2GB for 64GB RAM. We initialize the BTree for each page, with only 1 run starting at 0 and tagged with 0. This mimics Linux's behavior of resetting all memory tags to 0 at initialization. We simulate the workloads by iterating through every malloc/free call as recorded by Valgrind.

For every new allocation, we call IRG (implemented in software using rand()) to generate a new random tag, and then call our STG implementation to update the BTrees in the corresponding pages, to tag all the granules in the allocation with the generated tag value. All the granules between allocations are tagged with zero since Glibc tags its metadata with zero. This means that there is a 0-tagged run preceding every allocation with a non-zero tag.




Figure 5. Proportion of pages that use the BTree (and never switch to tag array) for 4-bit, 8-bit, 16-bit, and 32-bit tags, across all five workloads. (Higher is better)




Figure 6. Performance overhead (in %) of the LDG, STG operations on BTree, relative to tag array, both storing 4-bit tags. Smaller is better. These numbers are based on the average time for these operations across all pages. Note that this is based on an unoptimized, software implementation, and is not representative of a hardware-based implementation.

For every de-allocation (free or delete call), we iterate over all the freed granules and call STG to update their tags in the corresponding pages' BTrees to zero. This is in line with Glibc's approach of tagging freed memory with zero. We note that our STG function tries to merge adjacent runs with the same tag, so freed allocations' runs might be merged with nearby metadata runs since both are tagged with zero.

If at any point during the simulation, the BTree for a page tries to use more space than 128 bytes (reserved buffer space per page), we stop updating the BTree and use an array instead. Lastly, to ensure correctness, we call LDG and check the tags of all granules after every allocation/deallocation call.

The results. We compare our data structure to the existing approach of a 4-bit tag array, with respect to (i) supporting larger tags within the same amount of space, and (ii) Performance: we report the latency of STG and LDG in our software implementation, along with tree depth.

Supporting Larger Tags. Figure 5 plots the fraction of pages that do not switch to the 4-bit tag array in our adaptive design with the BTree storing 4-bit, 8-bit, 16-bit, and 32-bit tags, for all workloads. We make the following key observations from the results:

• The per-page BTree fits within 128 bytes for 57.9% to 99.98% pages, across all workloads and all tag sizes. This means that our design is able to support 8-bit, 16-bit, and 32-bit tags for 57.9% to 99.98% of all pages while using

- the same memory overhead of 3.125%. Hence, using our approach, we can get stronger security guarantees by using larger tags for at least 57% (and up to 99%) of pages, across a wide variety of real workloads.
- For the Apache, FFmpeg workloads, on varying the tag size from 4-bit to 32-bit, there is a 6% decrease in the proportion of pages that do not switch to the tag array. This is because, while the structure of each BTree remains the same, the space used by each node in the tree increases with tag size (as described in §4.3). Hence, more pages switch to the 4-bit tag array as their BTrees do not fit within 128 bytes for larger tags. This is expected as per our analysis in §4.3.
- Across different workloads, we observe that the proportion of pages that do not switch to 4-bit tag array increases as the average number of runs per page increases. For instance, md5sum has the largest average of 18.3 runs per page, as compared to pbzip2 which has the smallest average of 2 runs per page. Hence, the md5sum workload has only about 60% of pages that use the BTree. This corroborates our analysis (§4.3) since, for a larger number of runs per page, more pages would have to switch to the tag array as their BTree would not fit within 128 bytes.

Performance. For 4-bit tags, LDG instructions in our software implementation take up to 3% more than a basic tag array on average, and STG takes up to 12% more. This is across all workloads. Figure 6 plots the average performance of our 4-bit BTree relative to a 4-bit tag array. Note that these numbers are based on our software implementation and are not representative of an ARM hardware implementation. The average depth of the BTree is between 1 and 1.17 for all workloads and tag sizes, with the max depth being 3 for 4-bit tags and 2 for 8-bit to 32-bit tags.

4.5. Discussion

Effect of Page Size. For our evaluation, we assumed that all pages are small, i.e. of size 4KB, but Linux supports using huge pages of sizes 64KB – 1GB on arm64. With larger page sizes, we would expect similar or better results because (i) large allocations will be split up into lesser pages, leading to lesser runs per page on average, (ii) as the buffer space for each page will increase proportional to the page size, we will be able to fit the BTrees for pages with larger number of runs as well, e.g. for pages of size 64KB for 4-bit tags, each node will be of size 23 bytes (with 16-bit keys, and child, parent pointers), and the buffer space will be 2KB, meaning that BTrees with over 80 nodes can fit within this space before overflowing. Hence, we will be able to support BTrees with large tags for even more pages than our results for the 4KB page size.

Prefetching Tags. MTE supports prefetching tags when cache lines are loaded for tagged memory. We can also support efficient pre-fetching of tags, with runtime similar to the LDG operation, by also fetching information about neighboring runs when searching for a granule in the tree.

Page Swapping. When swapping pages in/out of the disk, the 128-byte buffer corresponding to the page being swapped (containing BTree or tag array) can be copied to/from the disk, along with the page.

Supporting Large Pointer Tags. Our design allows us to use much larger tags with limited memory usage. But, we are still limited by the size of the pointer tag. Currently, ARM supports TBI [FM19], allowing the top 8 bits of pointers/virtual addresses to be used to store tags or other metadata. Also, Pointer Authentication Code (PAC) [PAC17], which was added to Armv8.3 for control flow integrity, is allowed to use the top 3-31 bits of the pointer, based on the processor's virtual address size. To be able to use larger pointer tags for MTE, we could use all 8 bits in the top byte for MTE, or extend TBI to use some PAC bits for MTE. We discuss the possibility of combining MTE with PAC in §5.2, to allow using up to 31 bits for memory safety. We could also use the fat pointers idea wherein the tag is stored in another word and passed along with the pointer for address translation [WWC⁺14], [KDS⁺13].

Supporting LDGM/STGM for User space. Currently, bulk tag manipulation (LDGM/STGM) instructions are supported only in kernel space. But our BTree design can do bulk tagging almost as efficiently as a single LDG/STG call – by getting/setting tags of a run (instead of a granule). Hence, it might be possible to support this instruction for user space as well.

An attack: forcing pages to switch to a tag array. If an attacker could exploit a vulnerability and use techniques like heap grooming to cause a large number of runs on a single page, the system will switch that page to a tag array with short 4-bit tags. Security for allocations on that page will be reduced to the security of current MTE, namely 1/16 chance of guessing a tag. However, in a system that uses a randomized allocator [Lin21], with features such as, (i) allocations are assigned random locations from the free list, (ii) separate blocks of memory for objects of different objects and/or sizes, it can be difficult for an attacker to cause many runs on a single page.

5. Additional improvements to MTE

Finally, we discuss a few additional enhancements to MTE.

5.1. H/W Supported Invalid Tags

In Section 3.3 we saw that tagging freed memory with a random tag helps detect Use-after-free's with 93% probability. This can be further improved if the hardware supported an explicit *invalid* tag: a tag that causes every access to the granule to raise an exception. A freed granule can be tagged with this tag so that the hardware will raise an exception on any attempt to access this granule. Since the invalid tag value cannot be used to tag allocated memory, this will leave 15 possible tags for allocated memory (assuming 4-bit tags are used). We note that granules used to store metadata need to be accessible to the allocator and hence will have to be

tagged with a random valid tag value. The invalid tag is akin to an unreadable guard page, however, assigning the invalid tag to a freed granule allows access control at a much finer granularity.

5.2. Combining PAC and MTE for Memory Safety

Recall that ARM PAC (Pointer Authentication Code) embeds a cryptographic integrity tag (a MAC) into the high-order bits of every pointer and return address. This means that for data pointers, we need to store both the MTE tag and the PAC in the pointer. A 64-bit pointer has a limited number of unused bits for these tags: only 11 to 31 bits can be used to store both the PAC and MTE tags (32 to 52 low-order bits hold a virtual address and the 55th bit is reserved for selecting the high or low half of the virtual address space).

Concretely, for a machine with 47-bit virtual address space, there are 16 unused bits; we could either use all 16 bits for MTE tags (using our design) or use all the bits for PAC. More generally, we can use x bits for MTE and 16-x bits for PAC for some $0 \le x \le 16$. This presents a tradeoff between memory safety and pointer integrity for data pointers.

We propose to improve this significantly by combining MTE and PAC for data pointers. By storing a single 16-bit tag in every data pointer we show that the combination provides memory safety similar to a 16-bit MTE and pointer integrity similar to a 16-bit PAC for most of RAM.

Design. Let k be a PAC secret key known to the processor. Whenever a new allocation is made at address a, the memory allocator generates a fresh random 16-bit MTE tag t_m . Next, the processor generates a 16-bit PAC tag t_p as follows:

$$t_p \leftarrow \text{QARMA}(k, (t_m, a)).$$

Here QARMA is the block cipher used in PAC (128-bit key and 64-bit block size), where the output of QARMA is truncated to 16 bits. This t_p is embedded in the high-order bits of the returned pointer. The system can include additional context (such as the object type [MBBM15], [LNW+19], [YPK+21]) as further input to the cipher.

In addition, for every allocation, the processor stores the allocation's starting address a and the 16-bit memory tag t_m in the adaptive data structure from Section 4.1. Hence, this scheme has exactly the same memory overhead as if MTE used 4-bit tags. Looking up any address in the data structure returns the starting point a of the enclosing allocation along with t_m . For pages where the system switches to a tag array, the processor stores the lower four bits of t_p , which we denote by t_m' . This is closely related to PACSan's [LTL+22] pointer tags, but our data structure for storing metadata in memory is different and provides better support for caching, pre-fetching, and page swapping.

At every load/store instruction, the system compares the 16-bit pointer tag t_p to QARMA $(k,(t_m,a))$ where (t_m,a) are obtained from the page's BTree. Here a is the starting address of the allocation containing the address in

	MTE 16-bit	PAC+MTE	PAC 16-bit
	$ t_m = 16$	$ t_p = 16 = t_m $	$ t_p = 16$
Memory Overhead	(16, a)	(16, a)	0
Linear Overflow	99.9	99.9	0
Non-Linear Overflow	99.9	99.9	0
Use-after-free	99.9	99.9	0
Use-after-realloc	99.9	99.9	0
Pointer Corruption	0	99.9	99.9

TABLE 2. Security Analysis of MTE vs. PAC+MTE vs. PAC all using 16-bit tags. We list the memory overhead for storing a single run in the BTree. For every attack, we list the probability (in %) of a benign or malicious attempt being detected. We assume random re-tagging on free. PAC+MTE provides the benefits of a 16-bit PAC and a 16-bit MTE, while only using 16 bits.

the pointer, and t_m is the MTE tag of that allocation. If the page has been switched to a tag array, the system compares the lower four bits of t_p to the 4-bit t_m' stored in the tag array. In this case, the scheme reduces to regular MTE.

Security. Table 2 compares the protection provided by MTE, PAC, and PAC+MTE against memory unsafety and pointer corruption. In all three examples we use 16-bit pointer tags.

For overflows into adjacent or non-adjacent allocations, MTE can detect both benign and malicious attempts with a probability of at most 65535/65536. For PAC+MTE, the probability of the overflow succeeding is 1/65536. This is because the attacker can, at best, guess the 16-bit MAC t_p with probability 1/65536, even if they know the starting address (a) of an allocation. Hence, PAC+MTE is able to provide the same spatial safety as MTE.

For Use-after-free, if freed memory is tagged with a random tag t_m , MTE provides 65535/65536 protection. For PAC+MTE, if a dangling pointer (with tag t_p) is used to access freed memory, the BTree will return the same starting address (since freed memory also forms a run with the same address but just a different tag), but the memory tag will be different. As a result, a benign or malicious UAF attempt will succeed with 1/65536 probability. The analysis is similar for Use-after-realloc. PAC+MTE therefore provides the same temporal safety as MTE.

In terms of pointer corruption, an attacker can only guess the correct PAC for a new address with probability 1/65536. Hence, PAC+MTE provides the same pointer integrity as PAC with 16-bit pointer tags.

In summary, the PAC+MTE scheme uses larger pointer tags, which, combined with the data structure from Section 4.1, can provide stronger memory safety and pointer integrity for 57% to 99% RAM, with the same memory overhead as MTE with 4-bit tags. Note that pointer reuse attacks are possible in both PAC and PAC+MTE schemes, but they can be made harder by including additional context in the MAC, such as the allocation size and object type.

6. Additional related work

In this section we review more of the related work relating to address sanitization and memory tagging.

Address Sanitizer (ASan) [SBPV12] is a software-only tool based on compiler instrumentation introduced to the

LLVM and GCC compilers in 2011. It uses red-zones around every object for spatial safety, uses quarantines to delay the reuse of freed objects to detect temporal bugs, and also stores 1-byte metadata per 8 bytes of memory to mark memory as valid/invalid. While ASan is heavily used in testing, it cannot be used in production code due to its large CPU and RAM overhead. Califorms [SAZ+19] is a research proposal based on the idea of blacklisting freed memory and memory around allocations, similar to ASan's quarantine and redzones. This has a high overhead and also cannot protect against non-linear overflow beyond the blacklisted memory. MarkUs [AJ20] uses an approach similar to quarantines, but provides no safety against spatial attacks.

There is considerable prior work on storing metadata to enforce memory safety. Fat pointer schemes that maintain such metadata in a separate memory region [DBMZ08], [NZMZ09], [OKB+18] incur a large CPU and memory overhead. CHERI [WWC+14] is a popular proposal that stores metadata inline with the pointer. However, it changes the memory layout and loses pointer-size compatibility with legacy code.

In-FAT pointers [XHL21] provide both inter and intraobject spatial safety using per pointer metadata, but cannot protect against temporal attacks. FRAMER [NAG19] uses 16-bit pointer tags to lookup object metadata stored near each object, but has large performance overheads due to its software-based implementation. Low-FAT pointers [KDS+13], [DYC17] use binned allocators and store the size of the object within the pointer to provide spatial safety, but they have large memory overheads with no temporal safety. CUP [BMCP18] is another approach that uses the entire pointer to store tags to index into a metadata table storing base and bounds. However, this only provides partial temporal safety and also has a large performance overhead, since the pointer first needs to be translated into an actual address before it can be de-referenced.

AOS [KLK20] stores a pointer authentication code (based on PAC [PAC17]) in the pointer's top bits, and uses it to index into a hash table storing object bounds. It provides partial temporal safety and does not apply if external (unmodified) modules modify a pointer. PACSan [LTL+22] uses a similar idea, it generates a pseudo-random birthmark when an object is allocated (similar to MTE tags) and uses a PAC code to index into a hash table that stores the birthmark and object bounds. But it is susceptible to use-after-realloc (UAR) because the birthmark is not fully random. It also does not support tag caching, pre-fetching, and page swapping.

There is considerable work on memory tagging. HWAsan is a compiler-based tool, that uses 8-bit tags for every 16 bytes of memory. But since it adds extra instructions to check tags before every memory access, it has a 2× performance overhead. The Generic and Software-Tag modes of KASAN also use compile-time instrumentation to enforce memory safety using shadow memory, quarantine, and memory tagging. UAFSan [GSH21] generates a tag at each allocation/de-allocation and stores the tag as metadata for each object and pointer. It has considerable memory and

performance overhead, and only handles temporal safety. All these compiler-instrumentation based tools require recompilation of source code.

No-FAT pointers [ZAM+21] combine memory tagging with Low-FAT pointers to get temporal and spatial safety. But, both No-FAT and Low-FAT require pointers to be within bounds when passed to functions, which is too strict for real-world programs. CrypTAG [NSW+20] combines tagging and encryption – it stores the tag in the pointer, but, instead of storing the tag for every granule in memory, it encrypts data with the tag as additional input for encryption.

[BJMC20] analyses the security of MTE, and recommends that adjacent allocations always have different tags. [Ama22] discusses a potential attack on MTE, but it is based on the assumption that there is no re-tagging on free; this is not the case in the applications we surveyed in Section 3. [JBW+22] presents a survey of tagged architectures and challenges in deploying MTE in the real world. While all these works point out issues with MTE, they do not explore the security of software systems using tagging (Section 3) or implementation improvements to MTE, as in Sections 4 and 5.

HAKC [MGO⁺22] also uses both PAC and MTE to achieve kernel compartmentalization, which is orthogonal to our work. We instead combined them to achieve both memory safety and pointer integrity while using a single 16-bit tag.

MTE does not protect against type errors, and as such, the work on type checking [DY18], [HJP+16] is complementary to and can be used in conjunction with MTE.

Acknowledgments. This work was funded by NSF, DARPA, a grant from ONR, the Simons Foundation, and NTT Research. Opinions, findings, and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of DARPA.

References

- [ABEL09] Martín Abadi, Mihai Budiu, Ulfar Erlingsson, and Jay Ligatti. Control-flow integrity principles, implementations, and applications. ACM Transactions on Information and System Security (TISSEC), 13(1):1–40, 2009.
- [AJ20] Sam Ainsworth and Timothy M. Jones. Markus: Drop-in useafter-free prevention for low-level languages. In 2020 IEEE Symposium on Security and Privacy (SP), pages 578–591, 2020.
- [Ama22] Saar Amar. BlueHat IL 2022 security analysis of MTE through examples, March 2022. link.
- [ASL22] Wikipedia: Address space layout randomization, 2022. link.
- [Ban19] Steve Bannister. Arm community blogs: Memory tagging extension: Enhancing memory safety through architecture, August 2019. link.
- [BBM+14] Andrea Bittau, Adam Belay, Ali Mashtizadeh, David Mazières, and Dan Boneh. Hacking blind. In 2014 IEEE Symposium on Security and Privacy, pages 227–242, 2014.
- [BJMC20] Joe Bialek, Ken Johnson, Matt Miller, and Tony Chen. Security analysis of memory tagging, March 2020. link.

- [BLP22] Anton Bikineev, Michael Lippautz, and Hannes Payer. Google security blog: Retrofitting temporal memory safety on c++, May 2022. link.
- [BMCP18] Nathan Burow, Derrick McKee, Scott A. Carr, and Mathias Payer. Cup: Comprehensive user-space protection for c/c++. In Proceedings of the 2018 on Asia Conference on Computer and Communications Security, ASIACCS '18, page 381–392, New York, NY, USA, 2018. Association for Computing Machinery.
- [Chr21] Memory safety, 2021. link.
- [Col19] Peter Collingbourne. Scudo: Add initial memory tagging support, 2019. link.
- [Col20] Peter Collingbourne. Scudo: Support memory tagging in the secondary allocator, 2020. link.
- [CPM+98] Crispan Cowan, Calton Pu, Dave Maier, Jonathan Walpole, Peat Bakke, Steve Beattie, Aaron Grier, Perry Wagle, Qian Zhang, and Heather Hinton. Stackguard: automatic adaptive detection and prevention of buffer-overflow attacks. In USENIX Security Symposium, pages 63–78, 1998.
- [CSBS22] David Coulter, Kent Sharkey, Drew Batchelor, and Michael Satran. Data execution prevention, 2022. link.
- [CW03] Scott A. Crosby and Dan S. Wallach. Denial of service via algorithmic complexity attacks. In 12th USENIX Security Symposium (USENIX Security 03), Washington, D.C., August 2003. USENIX Association.
- [DBMZ08] Joe Devietti, Colin Blundell, Milo M. K. Martin, and Steve Zdancewic. Hardbound: Architectural support for spatial safety of the c programming language. In *Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems*, ASPLOS XIII, page 103–114, New York, NY, USA, 2008. Association for Computing Machinery.
- [DY18] Gregory J. Duck and Roland H. C. Yap. Effectivesan: Type and memory error detection using dynamically typed c/c++. In Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2018, page 181–195, New York, NY, USA, 2018. Association for Computing Machinery.
- [DYC17] Gregory J. Duck, Roland H. C. Yap, and Lorenzo Cavallaro. Stack bounds protection with low fat pointers. In NDSS, 2017
- [Ear20] Richard Earnshaw. glibc : aarch64 memory tagging support,
- [Eva14] Chris Evans. Project zero: The poisoned nul byte, 2014 edition, 2014. link.
- [FM19] Vincenzo Frascino and Catalin Marinas. Linux aarch64 tagged address abi, August 2019. link.
- [FM20] Vincenzo Frascino and Catalin Marinas. Memory tagging extension (mte) in aarch64 linux, Feb 2020. link.
- [Fra21] Vincenzo Frascino. arm64: Armv8.5-a: Mte: Add async mode support, Feb 2021. link.
- [GSH21] Binfa Gui, Wei Song, and Jeff Huang. Uafsan: An object-identifier-based dynamic approach for detecting use-after-free vulnerabilities. In Proceedings of the 30th ACM SIGSOFT International Symposium on Software Testing and Analysis, ISSTA 2021, page 309–321, New York, NY, USA, 2021. Association for Computing Machinery.
- [HJP+16] Istvan Haller, Yuseok Jeon, Hui Peng, Mathias Payer, Cristiano Giuffrida, Herbert Bos, and Erik van der Kouwe. Typesan: Practical type confusion detection. In *Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security*, CCS '16, page 517–528, New York, NY, USA, 2016. Association for Computing Machinery.

- [JBW+22] Samuel Jero, Nathan Burow, Bryan Ward, Richard Skowyra, Roger Khazan, Howard Shrobe, and Hamed Okhravi. Tag: Tagged architecture guide. ACM Comput. Surv., apr 2022. Just Accepted.
- [KAS20] The kernel address sanitizer (kasan), 2020. link.
- [KDS+13] Albert Kwon, Udit Dhawan, Jonathan M. Smith, Thomas F. Knight, and Andre DeHon. Low-fat pointers: Compact encoding and efficient gate-level implementation of fat pointers for spatial safety and capability-based security. In Proceedings of the 2013 ACM SIGSAC Conference on Computer & Communications Security, CCS '13, page 721–732, New York, NY, USA, 2013. Association for Computing Machinery.
- [KHF⁺19] Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, et al. Spectre attacks: Exploiting speculative execution. In 2019 IEEE Symposium on Security and Privacy (SP), pages 1–19. IEEE, 2019.
- [KLK20] Yonghae Kim, Jaekyu Lee, and Hyesoon Kim. Hardware-based always-on heap memory safety. In 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 1153–1166, 2020.
- [Kon20] Andrey Konovalov. Adding hardware tag-based mode to kasan, 2020. link.
- [Kon21] Andrey Konovalov. Mitigating linux kernel memory corruptions with arm memory tagging, Oct 2021. link.
- [Lin21] Zhenpeng Lin. grsecurity: How autoslab changes the memory unsafety game, 2021.
- [LNW+19] Hans Liljestrand, Thomas Nyman, Kui Wang, Carlos Chinea Perez, Jan-Erik Ekberg, and N. Asokan. Pac it up: Towards pointer integrity using arm pointer authentication. In Proceedings of the 28th USENIX Conference on Security Symposium, SEC'19, page 177–194, USA, 2019. USENIX Association.
- [LS13] Justin Levandoski and Sudipta Sengupta. The bw-tree: A latch-free b-tree for log-structured flash storage. Bulletin of the IEEE Computer Society Technical Committee on Data Engineering, January 2013.
- [LTL+22] Yuan Li, Wende Tan, Zhizheng Lv, Songtao Yang, Mathias Payer, Ying Liu, and Chao Zhang. Pacsan: Enforcing memory safety based on arm pa, 2022.
- [MBBM15] Ali Jose Mashtizadeh, Andrea Bittau, Dan Boneh, and David Mazières. CCFI: Cryptographically enforced control flow integrity. In Proceedings of the 22nd ACM SIGSAC Conference on Computer and Communications Security, pages 941–951, 2015
- [MGO+22] Derrick McKee, Yianni Giannaris, Carolina Ortega, Howard Shrobe, Mathias Payer, Hamed Okhravi, and Nathan Burow. Preventing kernel hacks with hakes. In 28th Annual Network and Distributed System Security Symposium, 2022.
- [MTE19] ARMv8.5-a memory tagging extension, 2019. link.
- [NAG19] Myoung Jin Nam, Periklis Akritidis, and David J Greaves. Framer: A tagged-pointer capability system with memory safety applications. In *Proceedings of the 35th Annual Computer Security Applications Conference*, ACSAC '19, page 612–626, New York, NY, USA, 2019. Association for Computing Machinery.
- [NPC+20] Szabolcs Nagy, Mitch Phillips, Jessica Clarke, David Spickett, and Evgenii Stepanov. [Ilvm-dev] [mte] globals tagging discussion, nov 2020. link.
- [NPE20] Szabolcs Nagy, Siddhesh Poyarekar, and Richard Earnshaw. glibc: Memory tagging support prs, 2020. link.

- [NSW+20] Pascal Nasahl, Robert Schilling, Mario Werner, Jan Hooger-brugge, Marcel Medwed, and Stefan Mangard. Cryptag: Thwarting physical and logical memory vulnerabilities using cryptographically colored memory. CoRR, abs/2012.06761, 2020.
- [NZMZ09] Santosh Nagarakatte, Jianzhou Zhao, Milo M.K. Martin, and Steve Zdancewic. Softbound: Highly compatible and complete spatial memory safety for c. In Proceedings of the 30th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI '09, page 245–258, New York, NY, USA, 2009. Association for Computing Machinery.
- [OKB+18] Oleksii Oleksenko, Dmitrii Kuvaiskii, Pramod Bhatotia, Pascal Felber, and Christof Fetzer. Intel mpx explained: A crosslayer analysis of the intel mpx system stack. *Proc. ACM Meas. Anal. Comput. Syst.*, 2(2), jun 2018.
- [PAC17] Pointer authentication on armv8.3, 2017. link.
- [Pri20] Steven Price. arm64: Mte swap and hibernation support, Apr 2020. link.
- [pta21] Chromium basic mte support for the partition allocator, 2021. link.
- [SAZ+19] Hiroshi Sasaki, Miguel A. Arroyo, M. Tarek Ibn Ziad, Koustubha Bhat, Kanad Sinha, and Simha Sethumadhavan. Practical byte-granular memory blacklisting using califorms. In Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO '52, page 558–571, New York, NY, USA, 2019. Association for Computing Machinery.
- [SBPV12] Konstantin Serebryany, Derek Bruening, Alexander Potapenko, and Dmitry Vyukov. Addresssanitizer: A fast address sanity checker. In Proceedings of the 2012 USENIX Conference on Annual Technical Conference, USENIX ATC'12, page 28, USA, 2012. USENIX Association.
- [SGS19] Vedvyas Shanbhogue, Deepak Gupta, and Ravi Sahita. Security analysis of processor instruction set architecture for enforcing control-flow integrity. In Proceedings of the 8th International Workshop on Hardware and Architectural Support for Security and Privacy, pages 1–11, 2019.
- [SSC+20] Evgenii Stepanov, Kostya Serebryany, Peter Collingbourne, Mitch Phillips, and Vitaly Buka. Memory tagging in Ilvm and android, 2020. link.
- [SSS+18] Kostya Serebryany, Evgenii Stepanov, Aleksey Shlyapnikov, Vlad Tsyrklevich, and Dmitry Vyukov. Memory tagging and how it improves C/C++ memory safety. In *HotSec'18*, 2018.
- [Ste19a] Evgenii Stepanov. Llvm: Basic mte stack tagging instrumentation, 2019. link.
- [Ste19b] Evgenii Stepanov. Stack instrumentation with arm memory tagging extension (mte), 2019. link.
- [WPL+18] Ziqi Wang, Andrew Pavlo, Hyeontaek Lim, Viktor Leis, Huanchen Zhang, Michael Kaminsky, and David G. Andersen. Building a bw-tree takes more than just buzz words. In Proceedings of the 2018 International Conference on Management of Data, SIGMOD '18, page 473–488, New York, NY, USA, 2018. Association for Computing Machinery.
- [WWC+14] Jonathan Woodruff, Robert N. M. Watson, David Chisnall, Simon W. Moore, Jonathan Anderson, Brooks Davis, Ben Laurie, Peter G. Neumann, Robert Norton, and Michael Roe. The cheri capability model: Revisiting risc in an age of risk. In 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA), pages 457–468, 2014.
- [XHL21] Shengjie Xu, Wei Huang, and David Lie. In-fat pointer: Hardware-assisted tagged-pointer spatial memory safety defense with subobject granularity protection. In Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS '21, page 224–240, New York, NY, USA, 2021. Association for Computing Machinery.

[YPK+21] Sungbae Yoo, Jinbum Park, Seolheui Kim, Yeji Kim, and Tae-soo Kim. In-kernel control-flow integrity on commodity oses using ARM pointer authentication. CoRR, abs/2112.07213, 2021.

[ZAM+21] Mohamed Tarek Ibn Ziad, Miguel A. Arroyo, Evgeny Manzhosov, Ryan Piersma, and Simha Sethumadhavan. No-FAT: Architectural support for low overhead memory safety checks. In 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, jun 2021.

Appendix

1. LLVM Tagging Survey

When LLVM creates a new stack frame, it uses the IRG instruction to generate a random tag for the base pointer, and then increments the tag by one for each argument and local variable. All stack objects are aligned to 16 bytes (granule size) and the tag value 0 is excluded.

Note that LLVM does not assign a fresh random tag to each stack variable because that would require allocating one register to hold a tagged pointer for each stack variable. The increment-by-one strategy makes it possible to use the tagged base pointer to access all stack variables using pointer arithmetic of the address and the tag, namely using the ADDG/SUBG instructions.

LLVM has not yet implemented tagging for global variables, although there is ongoing discussion on this topic [NPC+20]. We also note that the granule holding the return address is not tagged because it is already protected by ARM's Pointer Authentication [PAC17].

Security. As in the case of the Chrome allocator discussed in the previous section, the deterministic nature of the increment-by-one strategy enables an overflow attack on stack variables that succeeds with probability one. We were able to successfully run this attack in an MTE-enabled VM in OEMU.

An improvement. Our recommendation for using a random odd offset δ discussed in the previous section applies here as well. A different δ could be sampled for every new stack frame. This can make overflows harder to mount, with much lower register pressure than random tagging for all variables.

2. Implementation Details

Additional Metadata. For each BTree, we also store additional metadata: the root pointer, as a 1-byte value, denoting the relative offset of the root node from the start of the buffer for this BTree. To manage the allocation and deallocation of nodes as the tree grows, we use a 2-byte bit array to denote which nodes in the 128-byte buffer are free. 16 bits are enough since only 4-9 nodes can fit within the 128 bytes buffer. Lastly, we have an additional 1-bit flag for each page, denoting whether we are using a BTree or an array for storing tags for that page.

3. Detailed Analysis

The total space used by each BTree node is 11+4t bytes, counting 4 bytes for keys, 5 bytes for child pointer offsets, 1 byte for the parent, 1 byte for the key count and 4t bytes for the tags corresponding to 4 keys. Adding the space usage of m nodes in the tree, the root offset, the 2-byte freed nodes bit array and the 1-bit page flag, the total space used by the BTree is given by:

$$S_t^{BTree} = m * (11 + 4t) + 1 + 2 + 0.125 \text{ bytes}$$
 (3)

We observe that in a 4,5-BTree, (i) each of these m nodes stores at least 2 keys (except for the root which is allowed to have 1 key) and at max 4 keys, and (ii) there is exactly one key per run. Hence, we get $2(m-1)+1 \le n \le 4m$. Re-writing this to get an inequality on m, we get:

$$\frac{n}{4} \le m \le \frac{n+1}{2} \tag{4}$$

We can combine Eqs $\frac{3}{2}$ and $\frac{4}{2}$ to get bounds on the total space usage of the tree, in terms of n (Eqn $\frac{1}{2}$).

For a BTree to fit within this space, the BTree space usage must be less than 128 bytes, i.e. from Eq 3,

$$m * (11 + 4t) + 3.125 \le 128 \tag{5}$$

This gives us the bounds on m and n as seen in §4.3.

4. Evaluation Details

4.1. Workloads. We used Valgrind to get the list of all memory allocations and de-allocations during program execution. An example command for profiling the apache2 program is "valgrind --trace-malloc=yes --trace-children=yes --log-file=log.out /usr/sbin/apache2 -X".

Apache. We ran the HTTP-based apache server using "/us-r/sbin/apache2 -X" and used the Apache benchmark library ab to issue 20,000 requests to the server ("ab -n 20000 http://127.0.0.1/").

Axel. Axel is a light-weight download accelerator for Linux. We ran "axel https://github.com/llvm/llvm-project/blob/main/README.md".

Ffmpeg. We ran the command "ffmpeg -i IMG_8554.jpg -vf scale=360:240 out.png" to profile ffmpeg.

Md5sum. We used md5sum to calculate the hash of the Anaconda installation script, i.e.. "md5sum Anaconda3-2021.11-Linux-x86_64.sh".

Pbzip2. We use pbzip2 to compress a file, via the command "pbzip2 -p1 IMG_8554.jpg". We run it in single threaded mode since valgrind is unable to track allocations for multi-threaded programs.




Figure 7. Total Space Usage of our dynamic design, relative to 4-bit tag array. We add the size of the BTree for each page, to get the total space usage, and take the maximum of this value over the course of program execution. (Lower is better)

4.2. Memory Usage Results. We also measure the total space usage of our design for all pages, by adding the size of all pages' BTrees (or tag arrays) at the end of the workload simulation. Figure 7 plots the total space usage for all pages, relative to a 4-bit tag array. Our design uses $0.1\times$ to $0.61\times$ lesser space as compared to the 4-bit tag array, across all workloads as well as tag sizes. Hence, an alternate implementation of the BTree design wherein we do not reserve 128 bytes beforehand for each BTree, can save memory overhead by upto $10\times$ while supporting 4-16 bit tags for atleast 60% pages. This might involve non-trivial memory management for the B-Trees as the number of runs per page varies, hence we leave further analysis to future work.

5. Discussion

Random tagging for metadata and at free. One of our suggested improvements is to always tag freed memory and metadata with a new random tag. Observe that in our current results, each allocation and each 0-tagged metadata between allocations, forms a separate run, with metadata runs potentially merged with 0-tagged freed granules. If freed memory and metadata were tagged with random tags instead, we will still have a similar number of runs on each page, and metadata runs might be merged with nearby granules if tags match, but we won't be able to merge freed granules with metadata. Hence, we expect our results to be mostly similar for this implementation.

We note that, if metadata between objects is tagged randomly, it is possible that metadata might end up having the same tag as the adjacent object when the page switches to 4-bit tag array. We observe that this is a possibility if metadata was tagged randomly even in the current MTE design. To avoid this, the allocator could choose a random tag for metadata such that the lower 4 bits are different from those of adjacent allocations.

Allowing applications to opt in for BTree. Since we use a dynamic data structure on a per page basis, we can allow applications to opt in for using BTrees for their pages, if potential performance overheads are acceptable for stronger security.

Tagging in CMAs. Certain applications such as apache and nginx use custom memory allocators (CMA) on top of Glibc. For example, apache uses Glibc to allocate large pools of memory, which are then managed by a pool-based CMA. In our evaluation, we assumed that only Glibc handles memory tagging. But, supporting tagging in such CMAs can provide memory safety for the smaller allocations within memory pools. We did not explore this in our evaluation since this is not currently implemented.