



# LTspice examples

**Frederik Dostal**

Power Management Expert

[analog.com](http://analog.com)



# Agenda

New in LTspice24

Simulating loop stability

LTpowerCAD for loop analysis


Simulating Tollerances with Monte Carlo

Simulating behavior of a power switch





# New in LTspice24

# LTspice 24 Refresh Overall Look and Feel



# Revert back to classic toolbar style possible



# Simulation Control




New **Configure Analysis**      Toolbar Button and Shortcut ("A")

Improved Configure Analysis Dialog Functionality

- Captures all simulation commands on the schematic, *including comments*
- Populates tabs accordingly
- Automatically comment/uncomment schematic text

**Shift + Left-Click** toggles text between **directive** and **comment**

# LTspice 24: Faster Simulations



- ▶ Improved simulation speed
  - Benchmarked ~200 popular MMP examples
  - ADI-standard Dell i7 Precision 5550 laptop
- ▶ Improved run-to-run consistency
- ▶ Changed default trtol to 2 for further improved performance



# New Keyboard Shortcuts and Dynamic Cheat Sheet

Customization-safe

Return to old shortcuts via

**Restore LTspice Classic Values**

**New Non-Modal, Floating Cheat Sheet Available from Help Menu**



Undo	Ctrl+Z
Redo	Ctrl+Shift+Z
Text	Alt+T
.op SPICE Directive	Alt+S
SPICE Analysis	
Resistor	Alt+R
Capacitor	Alt+C
Inductor	Alt+L
Diode	'D'
Component	Ctrl+V
Rotate	'R'
Mirror	'M'
Draw Wire	Ctrl+W
Label Net	'N'
Place GND	Alt+G
Place BUS tap	'B'
Delete	Backspace
Duplicate	Ctrl+C
Move	Ctrl+M
Drag	Ctrl+D
Paste	Ctrl+V

# Frequency Response Analysis (FRA) Upgrades

## 4-terminal Frequency Response Analyzer Probe



- Enables Bode plots of any part the loop
- Simplifies analysis of  $\mu$ Modules with integrated top feedback resistors; negative outputs; and current feedback

Phase changed to represent phase margin (phase +180°)

Smooth stimuli transitions between frequencies

- Faster settling / improved accuracy

**&1**



# Component Libraries and AppData



## LTspice Installs/Overwrites Files Here



AppData/Local/LTspice/Lib/cmp/

(Optional Third-Party  
Directory Structure)  
*Not advised unless  
directory hierarchy is  
required...*




Directory Hierarchy Allowed  
Unique File Names Required

## User Files Should be Placed Here



Documents



LTspice  
(Location Configurable)



**user.dio**  
**user.mos**  
**plot.defs**  
**symbols**  
etc.




**Third-Party**  
Preferred Placement  
No Directory  
Hierarchy


# Components / Software may be separately updated

New since Ver. 24.

Update Components




Update LTspice








# Simulating loop stability


# How to measure loop stability?




# Practical Implementation



# Practical Implementation



# Bode Plot




# The Bode Diagram


Phase margin is Phase at the frequency of 0dB crossover

0dB crossover goal 1/5<sup>th</sup>, 1/10<sup>th</sup> of switching frequency

Phase margin goal is > 45 deg



# Bode Plot in old LTspice



```

.measure Aavg avg V(a)
.measure Bavg avg V(b)
.measure Are avg (V(a)-Aavg)*cos(360*time*Freq)
.measure Aim avg -(V(a)-Aavg)*sin(360*time*Freq)
.measure Bre avg (V(b)-Bavg)*cos(360*time*Freq)
.measure Bim avg -(V(b)-Bavg)*sin(360*time*Freq)
.measure GainMag param 20*log10(hypot(Are,Aim) / hypot(Bre,Bim))
.measure GainPhi param mod(atan2(Aim, Are) - atan2(Bim, Bre)+180,360)-180

```

```


.param t0=.2m
.tran 0 {t0+25/freq} {t0}

```

```



.step oct param freq 5K 500K 5
.save V(a) V(b)
.option plotwinsize=0 numdgt=15

```




# Stability Analysis, Small Signal

Power Supply: Input = Output = 0




# Principle of Superposition

Superposition  
of Harmonics  
(Stimulus)



Linear  
Time-Invariant  
System

Superposition  
of Harmonics  
(Extraction)





$$s(t) = \sin(2\pi t) + \frac{1}{2} \sin(8\pi t + \pi)$$


Harmonics  $nf$  With  $n = 2^k$  ( $k \in \mathbb{N}$ )


Nonlinear Circuit: Keep Stimulus Sufficiently Small.














# Settings

Frequency Response Analyzer - @1

Analysis Type  
 Gain vs. Frequency  Impedance vs. Frequency

Help Me Configure This for a Switching Regulator

Stimulus Frequency  
Start at Frequency[Hz]\*: 10  
End at Frequency[Hz]\*: 1000k  
2 points per octave (6.6 points per decade)  
Coarse Steps up to Frequency[Hz]: 10k

Add These Specific Frequencies[Hz]:  
Max # of Simultaneous Harmonics: 10

Stimulus Amplitude



V(pp0) 40m  
pp1[V]: 20m  
F0[Hz]: 1k  
F1[Hz]: 2k

General

Start Analysis at Time[sec]: 1.2m  
Minimum Analysis Time At Each Frequency [sec]: 250u  
Stimulus Settling Time At Each Frequency [sec]: 125u  
Intermediate Node Name:  
Disable This Analyzer

Calculated Duration (Simulated Time): 102.536m sec

OK Cancel

Configure Gain FRA for a Switching Regulator

Optionally, enter approximate expected values below, and LTspice will initialize the detailed analyzer parameters.  
All fields are optional.

Approximate Switching Frequency[Hz]:  
Approximate Closed-Loop Bandwidth[Hz]:  
Approximate common mode voltage at FRA device [V]:

Configure FRA Cancel

1 Point/Oct Below This Freq

Multiple Freqs at Once


Averaging  
Settling

Required Simulated Time





LT8618


LT8618




LT8618










Start drafting a new schematic





# LT8618 (Buck)


100mA Synchronous Buck,  $f_{SW} = 400\text{kHz}$ ,  $V_{OUT} = 5\text{V}$



Run Time 14.7s (On 5 Years Old Intel Core i9 7920X)

# LT8618 (Buck)


100mA Synchronous Buck,  $f_{SW} = 400\text{kHz}$ ,  $V_{OUT} = 5\text{V}$



Run Time 9min 12s

# LT8618 (Buck)


Stimulus Too Small




FAIL

# Break the Loop

**Incorrect**



**Correct**



## Criteria

- Interrupt **all** feedback paths
- FRA component must be point from **lower impedance (flat side)** to **higher impedance (pointy side)**

*This requires engineering*



- LTspice does not know the correct placement
- Many circuits have multiple places where the loop can be broken—if in doubt, try two places and compare the results (adjust the stimulus amplitude appropriately)

# Inspect the FRA transient waveforms

Voltage at both FRA terminals, and the difference

Inductor current


Control voltage (if external)





# Inspect the FRA transient waveforms

Ideally, sinusoidal pattern should be evident and symmetric

- Look for signs of non-linearity, which would indicate stimulus amplitude too large
- Note that there are discontinuities when the frequency changes – these are expected



# Analyzing Inverting Output Regulators



Connect the positive (0+, I+) terminals of the **fraprobe** across the **fra stimulus device**, negative fraprobe terminals (0-, I-) to the negative output


LTspice detects that the stimulus is grounded and automatically plots the **probe** gain

# Analyzing µModules with Internal Feedback



Many µModules have **integrated feedback components**

→ There is no way to break the loop outside the module!

LTM8074 Block Diagram




# Analyzing µModules with Internal Feedback




- ▶ Solution: Replicate the feedback divider, including the **internal components**
- ▶ Configure the **analyzer device** to stimulate the main loop
- ▶ Connect the **fraprobe** to analyze the loop gain
- ▶ LTspice detects that the **stimulus** is grounded and automatically plots the **probe** gain

# Current Feedback and Partial Loop Analysis





fraprobe **&1** analyzes the full loop differentially across the sense resistor R9  
 fraprobe **&vc** analyzes from current sense resistor to compensation point  
 fraprobe **&mod** analyzes from compensation point to current sense resistor



# Example: Stepping A Parameter


Easily Plot Phase And Gain Margin





# LTpowerCAD for loop analysis

# LTpowerCAD in the center



# Selecting external components

LTPowerCAD II V2.7.1

File Help

Power Stage Design Loss Estimate & Break Down Loop Comp. & Load Transient Power Design Summary

Key

- User Entry : 
- Calculated : 

LTC3833 - Fast Accurate Step-Down DC/DC Controller with Differential Output Sensing

Part Specs

Max Vin :	38 V
Min Vin :	4,5 V
Max Vout :	5,5 V
Sugg. Max Iout :	50 A
Min Sw. Freq. :	200 kHz
Max Sw. Freq. :	2000 kHz

Design Specs

Vin min :	10,8 V
Vin nom :	12 V
Vin max :	13,2 V
Switching Freq. :	502 kHz
Ta :	25 °C

Output Rail 1

Vout1 :	1 V
Iout1 :	20 A

VIN

CinB Bulk CIN CinC Ceramic CIN

Total CIN RMS 5.528 A Total CIN Ploss 0.061 W

MFR. Part # C Nom 150  $\mu$ F C 150  $\mu$ F ESR 20 m $\Omega$  # Cap 1

MFR. Part # C Nom 22  $\mu$ F C 22  $\mu$ F ESR 2 m $\Omega$  # Cap 2

Inductor

Desired iL Ripple :	40 %
Sug. L1 :	0.23 $\mu$ H
L1 :	0.56 $\mu$ H
DCR MFR. Part # :	1.7 m $\Omega$
iL Ripple % :	16 %
iL Peak :	21.63 A

Current Limit

Target iout Limit Margin :	150 %
Target iout Limit :	30 A
iL pk@ Target iout Limit :	31.63 A
iL vly@ Target iout Limit :	28.37 A

# Parallelized Phases 1 Iout/Phase 20 A

VRNG: Set 0.6V - 2V (or GND=30mV, INTVCC=50mV)

Output Voltage

Vout Prog. :	0.999 V
Vout Ripple (pk-pk) :	37.528 mV
$\Delta$ Vripple/Vo +/- :	1.876 %

Vout 2 V Actual VRNG 2 V Vsense max prog. 100 mV

Feedback

Sug. Rf1 :	60,4 k $\Omega$
Rf1 :	60,4 k $\Omega$
Cff1 :	1 pF

Rb1 Cfilt1

Sug. Rb1 :	90,9 k $\Omega$
Rb1 :	90,9 k $\Omega$
Cfilt1 :	1 pF

Rth1 Cth1 Rthp1

Duty & Ton

Vout1 Duty :	8,333 %
Ton1 @ Vin Max :	151 ns
Toff1 @ Vin Min :	1807,5 ns

Compensation

Cth1 :	2200 pF
Rth1 :	7,15 k $\Omega$
Cthp1 :	220 pF

Sense+ Sense-

U1

Mtop1 Mbot1 BG

TG SW

L1 DCR1

Rs1 Rp1

Coc CoB

Ceramic Cout Bulk Cout

DCR Current Sensing


Act. Io1 Limit :	99,337 A
iL1 Pk@ Io1 Limit :	97,967 A
Vsns1 Pk@ Io1 Max :	26,596 mV
Vsns1 Vly@ Io1 Max :	16,931 mV
Vsns1 Rip. (pk-pk) :	9,665 mV

GND

Rt Rfreq

Change to Rsense Sensing

©2024 Analog Devices, Inc. All Rights Reserved.



# Feedback Loop & Transient Designs

LTPowerCAD II V2.7.1 - Seminar\_01.ltpc

File Help

Power Stage Design Loss Estimate & Break Down Loop Comp. & Load Transient Power Design Summary

**Design Specs**

- Vin min : 10,8 V
- Vin nom : 12 V
- Vin max : 13,2 V
- Sw. Freq : 502 kHz
- Vout : 1 V
- Iout : 20 A
- Ta : 25 °C

**Inductor**

- Inductor : L: 0,26 uH
- DCR : 1,7 mΩ
- θwa : 10°C/W


**Cout**

- Bulk Cap : 330 μF
- C (actual) : 330 μF
- ESR : 9 mΩ
- ESL : 2 nH
- # : 1 pcs


**Ceramic Cap**

- C (actual) : 10 μF
- ESR : 3 mΩ
- ESL : 0,8 nH
- # : 1 pcs

**Feedback Network**



**Comp. Network**



**Loop Gain**

\* For CCM Mode Only

**Feedback Divider**

- Desired BW : 83,33 kHz
- Max. Phs. Boost : 14,478 deg
- Phs. Boost Desired : 10 deg
- Cff Sug : 39 pF
- Cfilt Sug : 43 pF
- Desired PM : 60 deg

**Compensation**

- Cth Sug : 560 pF
- Cth : 680 pF
- Rth Sug : 3,74 kΩ
- Rth : 7,15 kΩ
- Cthp Sug : 470 pF
- Cthp : 220 pF

**Use Suggested Compensation (Based On LTPowerCAD Model)**

**Bode Plot**

- Vin : 12 V
- Io : 20 A
- BW : 158,49 kHz
- PM : 95,66 deg
- Gain @ fsw/2 : -4,97 dB
- Gain @ -180° : -25,58 dB

**Load Step**

- High : 20 A
- Low : 10 A
- ΔI/Δt : 100 A/μs

**ΔVo Target & Response**

- Target Total ΔVo ± 3 %
- Target ΔVoRipple ± 1 %
- ΔVoRipple ± 6,18 %
- Allowed ΔVoStep ± -3,18 %
- ΔVoStep ± 11,65 %
- Total ΔVo ± 11,65 %

**Loop Gain** **Feedback** **Control To Output** **Compensator** **Output Z**

Freeze Plots

Rail #1 (1V) Loop Gain

Magnitude (dB)

Phase (deg)

Dashed = Freeze Plots

64,61 deg Δ=-29,26 deg

22,00 kHz

Frequency (Hz)

Import Export Clear Imported

\* Estimation Based On LTPowerCAD Average Model (CCM Mode Only)

**Load Transient**

Show Time Based Response

Show Zout Based Response


Rail #1 (1V) Load Transient

Vout(AC Coupled) (V)


Iout\_il (A)

Time (s)

# Efficiency Optimization



# Designing an output filter



# EMI Plot



 Input EMI Filter Design

## Conducted (Differential Mode) EMI Filter Design


EMI Specification : CISPR22

EMI Margin Desired : 0 dB<sub>PV</sub>


Use Suggested Value

Show EMI Without Input Filter


Cursor X : 77,40 kHz Cursor Y : 39,38 dB $\mu$ V



*Note : CdA, RdA, CdB, RdB, Rfp are for optional damping*



## LISN...Line Impedance Stabilization Network



©2024 Analog Devices, Inc. All Rights Reserved.



# Simulating Tollerances with Monte Carlo


# Monte Carlo Simulations: Statistical Functions


LTspice provides several statistical functions


flat(x)	Random number between -x and x with uniform distribution
gauss(x)	Random number from Gaussian distribution with sigma of x.
mc(x,y)	A random number between $x*(1+y)$ and $x*(1-y)$ with uniform distribution.
rand(x)	Random number between 0 and 1 depending on the integer value of x.
random(x)	Similar to rand(), but smoothly transitions between values.


Most popular for Monte Carlo simulations:


- mc(x,y) for device parameters with target values not equal to zero
  - R, C, V, ...
- flat(x) for parameters which are ideally 0
  - offset





































LT8648S LT8648S LT8648S.log


LT8648S.log

res2



Cursor 1	V(out)
Horz:	82.149576μs
Vert:	4.9416349V
Cursor 2	V(out)
Horz:	82.149576μs
Vert:	5.015448V
Diff (Cursor2 - Cursor1)	
Horz:	0s
Vert:	73.813035mV
Freq:	-- N/A--
Slope:	-- N/A--

# Setting LTspice to use real random numbers



Reason for fixed 'random' pattern: While developing a simulation, it is very useful when repeated runs of the simulation behave the same. This way you can compare them and observe the differences resulting from changes YOU made to the schematic or to other parameters.



# Simulating behavior of a power switch

[analog.com](http://analog.com)


# Voltage Source Current Limited

Usecase:

Simulating output Stages to drive capacitive loads like MOSFETS, IGBTs, SiC

C1=Load

For proper adjustment to a real Gate-Drive you may add a serial resistance to V1.



**Voltage Source with Current Limit Bidirectional**

```
PULSE(0 10 1u 1n 1n 10u 20u 3)
.tran 100u
```

```
.model ID D(Ron=0 Roff=1G Vfwd=0 Ilimit=1)
```

# Voltage Limiting Bidirectional I-Source

Usecase: Driving Powertransistors (MOSFETS, SIC, IGBT) with large capacitive Gate.

D1, D2 are ideal Diodes


C2 is used to prevent high voltage spikes on Vn

C1 = Load


For proper adjustment to a real Gate-Drive you may add a serial resistance to V1.

## Voltage Limiting Current Source

```
.model ID D(Ron=0 Roff=1G Vfwd=0)
.param Isink 1
.param Isource 1
.tran 0 100u 0 9n
```



# Test Circuit to find minimum Drive-Current




## Goal:

We like to determine beyond which drive current there is no further reduction in the power-loss of the MOSFET

## Steps to prepare:

1. Stepping the drive-current ( $I_{lim}$ )
2. Measure Power-Loss
3. Plot stepped meas. data
  1. Ctrl-L(log-file)
  2. Right click: Plot stepped measurement data

# Powerdissipation at different Drive Current



Conclusion:  
 Beyond 1A peak drive current, there is no further reduction in Power-loss of the MOSFET.

# AHEAD OF WHAT'S POSSIBLE

[analog.com](https://analog.com)

