

# **DESIGN VERIFICATION STRATEGY – XGEMAC – REV – A**


# Table of content

## Contents

1. Dut introduction.....	03
2. Internal block diagram.....	03
3. Pin diagram.....	04
4. Interface details.....	05
5. Feature plan.....	07
6. Test plan.....	08
7. TB architecture.....	11
8. Environment.....	11
a. Tx generator.....	11
b. Tx driver.....	12
c. Tx monitor.....	12
d. Tx clock driver.....	13
e. Rx driver.....	13
f. Rx monitor.....	13
g. Wishbone generator.....	14
h. Wishbone driver.....	14
i. Wishbone monitor.....	14
j. Wishbone clock driver.....	15
k. Reset generator.....	15
l. Reset driver.....	15
m. Reset monitor.....	15


## 1. Dut Introduction

The 10GE MAC core is designed for easy integration with proprietary custom logic.




## 2. Internal block diagram

A block diagram of the core is presented in the figure below with clock domains indicated with green dotted lines.



### 3. Pin diagram



## 4. Interface details

### a) Packet transmit interface

This interface accepts packets from the FPGA/ASIC core logic.

S. No	Port	Direction	Description
1	pkt_tx_data [63:0]	Input	Transmit Data: Little-endian format. First byte of packet must appear on pkt_rx_data [7:0].
2	pkt_tx_val	Input	Transmit Valid: This signal must be asserted for each valid data transfer to the 10GE MAC.
3	pkt_tx_sop	Input	Transmit Start of Packer: This signal must be asserted during the first word of a packet.
4	pkt_tx_eop	Input	Transmit End of Packet: This line must be asserted during the last word of a packet.
5	pkt_tx_mod [2:0]	Input	Transmit Packet Length Modulus: Valid during EOP. Indicates valid bytes during last word: Little Endian mode: 0: pkt_tx_data[63:0] is valid , 1: pkt_tx_data[7:0] is valid , 2: pkt_tx_data[15:0] is valid , 3: pkt_tx_data[23:0] is valid , 4: pkt_tx_data[31:0] is valid , 5: pkt_tx_data[39:0] is valid , 6: pkt_tx_data[47:0] is valid , 7: pkt_tx_data[55:0] is valid Big Endian mode: 0: pkt_rx_data[63:0] is valid , 1: pkt_rx_data[63:56] is valid 2: pkt_rx_data[63:48] is valid , 3: pkt_rx_data[63:40] is valid 4: pkt_rx_data[63:32] is valid , 5: pkt_rx_data[63:24] is valid 6: pkt_rx_data[63:16] is valid , 7: pkt_rx_data[63:8] is valid
6	pkt_tx_full	Output	Transmit Full: This signal indicates that transmit FIFO is nearing full and transfers should be suspended at the end of the current packet. Transfer of next packet can begin as soon as this signal is de-asserted.

### b) XGMII interface

This interface used to loopback the xgmii transmiter side and receiver side.

S. No	Port	Direction	Description
1	xgmii_txrx [7:0]	Inout	XGMII Transmit and Receive Control: Each bit corresponds to a byte on the 64-bit interface. When high, indicates that the byte is a control character. When low, indicates that the byte carries data.
2	xgmii_txrx [63:0]	Inout	XGMII Transmit and Receive Data: When interfacing with 32-bit devices, xgmii_txrx [31:0] should be mapped to the rising edge of the clock and xgmii_txrx [63:32] should be mapped to the falling edge.

### c) packet receive Interface

This interface is used to transfer received packets to the FPGA/ASIC core logic.

S. No	Port	Direction	Description
1	pkt_rx_ren	Input	Receive Read Enable: This signal should only be asserted when a packet is available in the receive FIFO. When asserted, the 10GE MAC core will begin packet transfer on next cycle. Signal should remain asserted until EOP becomes valid.
2	pkt_rx_avail	Output	Receive Available: Indicates that a packet is available for reading in receive FIFO.
3	pkt_rx_data [63:0]	Output	Receive Data: Little-endian format. First byte of packet will appear on pkt_rx_data [7:0].
4	pkt_rx_eop	Output	Receive End of Packet: Asserted when the last word of a packet is read from receive FIFO.
5	pkt_rx_val	Output	Receive Valid: Indicates that valid data is present on the bus. This signal is typically asserted one cycle after pkt_rx_ren was asserted unless FIFO underflow occurs
6	pkt_rx_sop	Output	Receive Start of Packet: Indicates that the first word of a frame is present on the bus.
7	pkt_rx_mod [2:0]	Output	Receive Packet Length Modulus: Valid during EOP. Indicates valid bytes during last word: Little Endian mode: 0: pkt_rx_data[63:0] is valid 1: pkt_rx_data[7:0] is valid 2: pkt_rx_data[15:0] is valid 3: pkt_rx_data[23:0] is valid 4: pkt_rx_data[31:0] is valid 5: pkt_rx_data[39:0] is valid 6: pkt_rx_data[47:0] is valid 7: pkt_rx_data[55:0] is valid Big Endian mode: 0: pkt_rx_data[63:0] is valid 1: pkt_rx_data[63:56] is valid 2: pkt_rx_data[63:48] is valid 3: pkt_rx_data[63:40] is valid 4: pkt_rx_data[63:32] is valid 5: pkt_rx_data[63:24] is valid 6: pkt_rx_data[63:16] is valid 7: pkt_rx_data[63:8] is valid
8	pkt_rx_err	Output	Receive Error: When asserted during a transfer, indicates that current packet is bad and should be discarded by user's logic. This signal is most likely asserted as the result of a CRC error. A frame of invalid size will also cause this signal to be asserted.

### d) clock

S. No	Name	Frequency	Description
1	Wb_clk_i	30 – 156 Mhz	Wishbone interface clock.
2	Clk_156m25	156.25 Mhz	Clock for transmit and receive packet interfaces towards user's core logic. "pkt_tx_%" and "pkt_rx_%" signal are timed to this clock.
3	Clk_xgmii	156.25 Mhz	Clock for XGMII transmit and receive interface.

### e) Reset

The user must ensure that each reset is synchronously de-asserted with its corresponding clock. To ensure that transmit and receive FIFOs are initialized correctly, “reset\_156m25\_n”, “reset\_xgmii\_rx\_n” and “reset\_xgmii\_tx\_n” must be de-asserted within 2-cycles of each other.

S. No	Name	Description
1	Wb_RST_I	Wishbone interface reset. Active high. Must be de-asserted synchronous to wb_CLK_I.
2	RESET_156M25_N	Core packet interfaces clock domain reset. Active low. Must be de-asserted synchronous to CLK_156M25.
3	RESET_XGMII_TXRX_N	XGMII transmit clock domain reset. Active low. Must be de-asserted synchronous to CLK_XGMII_TX.

### e) Wishbone Interface

This interface is used to configure the Registers in the Design.

Port	Direction	Description
wb adr_i [7:0]	Input	Address input. All accesses to core must be 32-bit. Bits 0 and 1 are not used.
wb cyc_i	Input	Wishbone cycle.
wb dat_i [31:0]	Input	Wishbone data input.
wb stb_i	Input	Wishbone strobe.
wb we_i	Input	Wishbone write enable.
wb ack_o	Output	Wishbone acknowledge.
wb dat_o [31:0]	Output	Wishbone data output.
wb int_o	Output	Wishbone interrupt signal. Active high.

## 5. Feature plan

S.No.	Feature	Description
1.	Packetization	Packetizes the data for the XAUI macro block, where the data is sent from the user logic.
2.	Depacketization	Depacketizes the data for the user logic, where the data is received from the XAUI macro block.
3.	Reset	If reset is applied during a transaction, the design transitions to the idle state.

4.	Padding	When sending a minimum number of bytes to the design, it adds extra bytes (typically zeros) as padding.
5.	Modulus	The pkt_tx_mod and pkt_rx_mod signal is used to indicates valid bytes during last word.
6.	Rx read enable	The design was transmit a data when the pkt_rx_ren signal assert.

## 6. Test plan


S.No.	Feature	Type	Test name	Description
1.	Data routing, Modulus	Sanity test	route_ sanity_test	<p>Connect the xgmii input and output signals, then verify that the input data matches the output data exactly.</p> <p><b>Procedure:</b></p> <p><b>Step 1:</b> pkt_tx_sop=1 for 1 cycle.</p> <p><b>Step 2:</b> pkt_tx_data = incremental data for n cycle.</p> <p><b>Step 3:</b> pkt_tx_eop=1 for 1 cycle and pkt_tx_mod=0.</p> <p><b>Step 4:</b> pkt_rx_ren=1 after pkt_rx_avail=1.</p> <p><b>Step 5:</b> compare output data as per the input data.</p>
2.	Data routing, Modulus	increment test	route_ increment test	<p>Connect the xgmii input and output signals, then verify that the input data matches the output data exactly.</p> <p><b>Procedure:</b></p> <p><b>Step 1:</b> pkt_tx_sop=1 for 1 cycle.</p> <p><b>Step 2:</b> pkt_tx_data = random data for n cycle.</p> <p><b>Step 3:</b> pkt_tx_eop=1 for 1 cycle and pkt_tx_mod=0.</p> <p><b>Step 4:</b> pkt_rx_ren=1 after pkt_rx_avail=1.</p> <p><b>Step 5:</b> compare output data as per the input data.</p>

				<b>Step 6:</b> repeat step 1 to step 5 with incremental mod value.
3.	Reset	Reset test	reset_test	<p>Send data with SOP and EOP asserts, providing reset with a delay between transmissions.</p> <p><b>Case 1 - Procedure:</b></p> <p><b>Step 1:</b> pkt_tx_sop=1 for 1 cycle.</p> <p><b>Step 2:</b> pkt_tx_data = incremental data for n cycle.</p> <p><b>Step 3:</b> reset_156m25_n=0 for 1 cycle.</p> <p><b>Case 2 – Procedure</b></p> <p><b>Step 1:</b> wb_addr_i=address, wb_dat_i=data.</p> <p><b>Step 2:</b> wb_RST_i=1 for 1 cycle.</p>
Error scenarios				
4.	Padding	Direct test	padding_direct_test	<p>When sending a minimum number of bytes to the design, check it adds extra bytes.</p> <p><b>Procedure:</b></p> <p><b>Step 1:</b> pkt_tx_sop=1 for 1 cycle.</p> <p><b>Step 2:</b> pkt_tx_data = incremental data for n cycle (n&lt;46).</p> <p><b>Step 3:</b> pkt_tx_eop=1 for 1 cycle and pkt_tx_mod=0.</p> <p><b>Step 4:</b> pkt_rx_ren=1 after pkt_rx_avail=1.</p> <p><b>Step 5:</b> check output data is 46 bytes.</p>
5.	Data without SOP	Direct test	without_sop_direct_test	<p>Send data without SOP asserts and with EOP asserts.</p> <p><b>Procedure:</b></p> <p><b>Step 1:</b> pkt_tx_data = incremental data for n cycle.</p> <p><b>Step 3:</b> pkt_tx_eop=1 for 1 cycle and pkt_tx_mod=0.</p> <p><b>Step 3:</b> pkt_rx_ren=1 after pkt_rx_avail=1.</p>

6.	Data without EOP	Direct test	without_eop_direct_test	<p>Send data without EOP asserts and with SOP asserts.</p> <p><b>Procedure:</b></p> <p><b>Step 1:</b> pkt_tx_sop=1 for 1 cycle.</p> <p><b>Step 2:</b> pkt_tx_data = incremental data for n cycle.</p> <p><b>Step 3:</b> pkt_tx_eop=0, pkt_tx_mod=0.</p> <p><b>Step 4:</b> pkt_rx_ren=1 after pkt_rx_avail=1.</p>
7.	Data without SOP & EOP	Direct test	without_sop_eop_direct_test	<p>Send data without SOP and EOP asserts.</p> <p><b>Procedure:</b></p> <p><b>Step 1:</b> pkt_tx_sop=0.</p> <p><b>Step 2:</b> pkt_tx_data = incremental data for n cycle.</p> <p><b>Step 3:</b> pkt_tx_eop=0, pkt_tx_mod=0.</p> <p><b>Step 4:</b> pkt_rx_ren=1 after pkt_rx_avail=1.</p>
8.	SOP & EOP at same clock cycle	Direct test	sop_eop_at_same_cycle_direct_test	<p>Send data with SOP and EOP at same clock cycle.</p> <p><b>Procedure:</b></p> <p><b>Step 1:</b> pkt_tx_sop=1, pkt_tx_eop=1 for 1 cycle.</p> <p><b>Step 2:</b> pkt_tx_data = random 64bit data.</p> <p><b>Step 3:</b> pkt_rx_ren=1 after pkt_rx_avail=1.</p>
9.	Tx disable	Direct test	tx_disable_test	<p>When set as 0, transmission of frames is disabled then send data and check.</p> <p><b>Procedure:</b></p> <p><b>Step 1:</b> set tx enable = 0 in configuration register through wishbone.</p> <p><b>Step 2:</b> pkt_tx_sop=1 for 1 cycle.</p> <p><b>Step 3:</b> pkt_tx_data = incremental data until pkt_tx_full=1.</p> <p><b>Step 4:</b> pkt_tx_data = incremental data for n cycle.</p> <p><b>Step 5:</b> pkt_tx_eop=1 for 1 cycle and pkt_tx_mod=0.</p>

				<b>Step 6: pkt_rx_ren=1 after pkt_rx_avail=1.</b>
--	--	--	--	---

## 7. Testbench architecture



## 9. Environment


### a) Tx generator

It has methods for,

- Generate direct stimulus and put in mailbox
- Generate Incremental stimulus and put in mailbox
- Generate random stimulus and put in mailbox
- Generate stimulus without SOP and put in mailbox
- Generate stimulus without EOP and put in mailbox
- Generate stimulus with SOP and EOP at same clock cycle and put in mailbox
- Generate stimulus without SOP and EOP and put in mailbox


### b) Tx driver

The Tx driver runs forever, waiting for a packet; once it receives one, it drives the signals to the Tx interface and includes reset handling.



### c) Tx monitor

The Tx monitor runs forever, waiting for pkt\_tx\_val signal assertion; it then puts the packet into the mailbox and includes reset handling.




**d) Txrx clock driver**

The Tx clock driver runs forever, toggling the clock value at 156.25 MHz frequency.


**e) Rx driver**

The Rx driver is a slave driver that runs forever, waiting for pkt\_rx\_avail signal assertion. Once the pkt\_rx\_avail signal is high, it drives pkt\_rx\_ren signal high.



**f) Rx monitor**

The Tx monitor runs forever, waiting for pkt\_rx\_val signal assertion; it then puts the packet into the mailbox and includes reset handling.




### g) Wishbone generator

It has methods for,

- Generate stimulus for read tx enable and put in mailbox.
- Generate stimulus for disable tx enable and put in mailbox.
- Generate stimulus for transmit packet count and put in mailbox.
- Generate stimulus for transmit octets count and put in mailbox.
- Generate stimulus for receiving packet count and put in mailbox.
- Generate stimulus for receiving octets count and put in mailbox.


### h) Wishbone driver

The wishbone driver runs forever, waiting for a packet; once it receives one, it drives the signals to the wishbone interface and includes reset handling.



### i) Wishbone monitor

The wishbone monitor runs forever, waiting for wb\_stb\_i and wb\_cyc\_i signal assertion and also waiting for wb\_ack\_o signal assertion; it then puts the packet into the mailbox and includes reset handling.



**j) Wishbone clock driver**

The Tx clock driver runs forever, toggling the clock value at 100 MHz frequency.

**k) Reset generator**

It has methods for generate reset packet which includes reset period and puts the packet into the mailbox.

**l) Reset driver**

The reset driver has two methods: one for power-on reset and the other a waiting for packet method. This second method runs forever, waiting for a packet; once it receives one, it drives the signals to the reset interface.

**m) Reset monitor**

The reset monitor checks the reset signal de-assert at every positive edge of the clock and puts a packet into the mailbox.