

===== QOR =====

```
===== Generated by: Genus(TM) Synthesis Solution 21.14-s082_1
===== Generated on: Feb 27 2026 12:54:02 pm
===== Module: RISC_V
===== Operating conditions: slow (balanced_tree)
===== Wireload mode: enclosed
===== Area mode: timing library
=====
```

Timing

Clock Period

```
clk 10000.0
```

Group	Cost	Critical Path	Slack	TNS	Violating Paths
clk	6803.8	0.0		0.0	0
default	No paths			0.0	
Total				0.0	0

Instance Count

```
Leaf Instance Count 122
Physical Instance count 0
Sequential Instance Count 30
Combinational Instance Count 92
Hierarchical Instance Count 0
```

Area

```
Cell Area 0.000
Physical Cell Area 0.000
Total Cell Area (Cell+Physical) 0.000
Net Area 0.000
Total Area (Cell+Physical+Net) 0.000
```

```
Max Fanout 306 (debug_pc[1])
Min Fanout 0 (n_141)
Average Fanout 4.3
Terms to net ratio 3.1097
Terms to instance ratio 3.9508
Runtime 80.256678 seconds
Elapsed Runtime 3250 seconds
Genus peak memory usage 1817.04
Innovus peak memory usage no_value
Hostname ic312.vit.ac.in
```

===== CLOCK =====

```
===== Generated by: Genus(TM) Synthesis Solution 21.14-s082_1
===== Generated on: Feb 27 2026 12:54:02 pm
===== Module: RISC_V
===== Operating conditions: slow (balanced_tree)
===== Wireload mode: enclosed
===== Area mode: timing library
=====
```

Clock Description

Clock Name	Period	Rise	Fall	Clock Domain	Source Pin/Port	No of Registers
clk	10000.0	0.0	5000.0	domain 1	clk	30

Clock Network Latency / Setup Uncertainty

Clock	Network	Network	Source	Source	Setup	Setup
	Latency	Latency	Latency	Latency	Uncertainty	Uncertainty
Name	Rise	Fall	Rise	Fall	Rise	Fall
clk	0.0	0.0	0.0	0.0	0.0	0.0

Clock Relationship (with uncertainty & latency)

From	To	R->R	R->F	F->R	F->F
clk	clk	10000.0	5000.0	5000.0	10000.0

===== TIMING SUMMARY =====

===== TOP 10 PATHS =====

Generated by: Genus (TM) Synthesis Solution 21.14-s082_1
Generated on: Feb 27 2026 12:54:02 pm
Module: RISC_V
Operating conditions: slow (balanced_tree)
Wireload mode: enclosed
Area mode: timing library

Path 1: MET (6804 ps) Setup Check with Pin Program Counter pc req[31]/CK->D

```
    Group: clk
Startpoint: (R) Program_Counter_pc_reg[2]/CK
    Clock: (R) clk
  Endpoint: (R) Program_Counter_pc_reg[31]/D
    Clock: (R) clk
```

	Capture	Launch
Clock Edge:+	10000	0
Src Latency:+	0	0
Net Latency:+	0 (I)	0 (I)
Arrival:=	10000	0

Setup:-	119
Required Time:-	9881
Launch Clock:-	0
Data Path:-	3078
Slack:-	6804

```
#-----
-----
```

		Capture	Launch					
Program_Counter_pc_reg[2]/CK -	-	R	(arrival)	30	-	0	0	
0 (-,-)								
Program_Counter_pc_reg[2]/QN -		CK->QN F	DFFRX4	2	7.6	53	353	
353 (-,-)								
g118042_5107/Y	-	A->Y R	NOR2X6	2	2.3	39	45	
398 (-,-)								
g118182/Y	-	AN->Y R	NOR2BX4	3	2.1	51	134	
533 (-,-)								
g118181/Y	-	AN->Y R	NOR2BX4	2	2.3	53	140	
673 (-,-)								
g118180/Y	-	AN->Y R	NOR2BX4	2	4.5	69	149	
821 (-,-)								
g118023/Y	-	A->Y F	INVX4	2	8.5	49	50	
872 (-,-)								
g118012_1881/Y	-	D->Y R	NOR4X8	2	2.5	111	56	
928 (-,-)								
g118179/Y	-	AN->Y R	NOR4BX4	2	2.5	140	204	
1132 (-,-)								
g118176/Y	-	AN->Y R	NOR4BX4	2	2.5	140	215	
1346 (-,-)								
g118173/Y	-	AN->Y R	NOR4BX4	2	2.5	140	215	
1561 (-,-)								
g118170/Y	-	AN->Y R	NOR4BX4	2	2.5	140	215	
1776 (-,-)								
g118168/Y	-	AN->Y R	NOR4BX4	2	2.3	137	213	
1989 (-,-)								
g118167/Y	-	AN->Y R	NOR2BX4	2	2.3	53	172	
2162 (-,-)								
g118166/Y	-	AN->Y R	NOR2BX4	2	2.3	53	140	
2302 (-,-)								
g118165/Y	-	AN->Y R	NOR2BX4	2	2.3	53	140	
2442 (-,-)								
g118164/Y	-	AN->Y R	NOR2BX4	2	2.3	53	140	
2583 (-,-)								
g118163/Y	-	AN->Y R	NOR2BX4	2	2.3	53	140	
2723 (-,-)								
g118162/Y	-	AN->Y R	NOR2BX4	1	1.5	47	137	
2860 (-,-)								
g2/Y	-	B->Y F	XNOR2X4	1	0.9	58	172	
3033 (-,-)								
g117902_2398/Y	-	B->Y R	NOR2X1	2	0.7	51	45	
3078 (-,-)								
Program_Counter_pc_reg[31]/D -	-	R	DFFRHQX4	2	-	-	0	
3078 (-,-)								

```
#-----
-----
```

Path 2: MET (7040 ps) Setup Check with Pin Program_Counter_pc_reg[30]/CK->D
 Group: clk
 Startpoint: (R) Program_Counter_pc_reg[2]/CK
 Clock: (R) clk
 Endpoint: (R) Program_Counter_pc_reg[30]/D
 Clock: (R) clk

	Capture	Launch	
Clock Edge:+	10000	0	
Src Latency:+	0	0	
Net Latency:+	0 (I)	0 (I)	
Arrival:=	10000	0	

```

      Setup:-      124
Required Time:= 9876
Launch Clock:- 0
Data Path:-    2836
Slack:=       7040

```

#-----	Timing Point	Flags	Arc	Edge	Cell	Fanout	Load	Trans	Delay	A
#-----	rrival Instance					(ff)	(ps)	(ps)		
#-----	(ps) Location									
Program_Counter_pc_reg[2]/CK -	0 (-,-)	-	R	(arrival)		30	-	0	0	
Program_Counter_pc_reg[2]/QN -	353 (-,-)	CK->QN F		DFFRX4		2	7.6	53	353	
g118042_5107/Y	398 (-,-)	-	A->Y R	NOR2X6		2	2.3	39	45	
g118182/Y	533 (-,-)	-	AN->Y R	NOR2BX4		3	2.1	51	134	
g118181/Y	673 (-,-)	-	AN->Y R	NOR2BX4		2	2.3	53	140	
g118180/Y	821 (-,-)	-	AN->Y R	NOR2BX4		2	4.5	69	149	
g118023/Y	872 (-,-)	-	A->Y F	INVX4		2	8.5	49	50	
g118012_1881/Y	928 (-,-)	-	D->Y R	NOR4X8		2	2.5	111	56	
g118179/Y	1132 (-,-)	-	AN->Y R	NOR4BX4		2	2.5	140	204	
g118176/Y	1346 (-,-)	-	AN->Y R	NOR4BX4		2	2.5	140	215	
g118173/Y	1561 (-,-)	-	AN->Y R	NOR4BX4		2	2.5	140	215	
g118170/Y	1776 (-,-)	-	AN->Y R	NOR4BX4		2	2.5	140	215	
g118168/Y	1989 (-,-)	-	AN->Y R	NOR4BX4		2	2.3	137	213	
g118167/Y	2162 (-,-)	-	AN->Y R	NOR2BX4		2	2.3	53	172	
g118166/Y	2302 (-,-)	-	AN->Y R	NOR2BX4		2	2.3	53	140	
g118165/Y	2442 (-,-)	-	AN->Y R	NOR2BX4		2	2.3	53	140	
g118164/Y	2583 (-,-)	-	AN->Y R	NOR2BX4		2	2.3	53	140	
g118163/Y	2723 (-,-)	-	AN->Y R	NOR2BX4		2	2.3	53	140	
g117907_8428/Y	2784 (-,-)	-	S0->Y F	MXI2X1		1	0.9	81	61	
g117905_6260/Y	2836 (-,-)	-	B->Y R	NOR2X1		2	0.7	52	52	
Program_Counter_pc_reg[30]/D -	2836 (-,-)	-	R	DFFRX4		2	-	-	0	

Group: clk
 Startpoint: (R) Program_Counter_pc_reg[2]/CK
 Clock: (R) clk
 Endpoint: (R) Program_Counter_pc_reg[29]/D
 Clock: (R) clk

	Capture	Launch
Clock Edge:+	10000	0
Src Latency:+	0	0
Net Latency:+	0 (I)	0 (I)
Arrival:=	10000	0

Setup:-	124
Required Time:=	9876
Launch Clock:-	0
Data Path:-	2696
Slack:=	7181

#-----	Timing Point	Flags	Arc	Edge	Cell	Fanout	Load	Trans	Delay	A
#-----	rrival Instance					(fF)	(ps)	(ps)		
#-----										
Program_Counter_pc_reg[2]/CK -	0 (-,-)	-	R	(arrival)		30	-	0	0	0
Program_Counter_pc_reg[2]/QN -	353 (-,-)	CK->QN F		DFFRX4		2	7.6	53	353	
g118042_5107/Y	398 (-,-)	A->Y	R	NOR2X6		2	2.3	39	45	
g118182/Y	533 (-,-)	AN->Y	R	NOR2BX4		3	2.1	51	134	
g118181/Y	673 (-,-)	AN->Y	R	NOR2BX4		2	2.3	53	140	
g118180/Y	821 (-,-)	AN->Y	R	NOR2BX4		2	4.5	69	149	
g118023/Y	872 (-,-)	A->Y	F	INVX4		2	8.5	49	50	
g118012_1881/Y	928 (-,-)	D->Y	R	NOR4X8		2	2.5	111	56	
g118179/Y	1132 (-,-)	AN->Y	R	NOR4BX4		2	2.5	140	204	
g118176/Y	1346 (-,-)	AN->Y	R	NOR4BX4		2	2.5	140	215	
g118173/Y	1561 (-,-)	AN->Y	R	NOR4BX4		2	2.5	140	215	
g118170/Y	1776 (-,-)	AN->Y	R	NOR4BX4		2	2.5	140	215	
g118168/Y	1989 (-,-)	AN->Y	R	NOR4BX4		2	2.3	137	213	
g118167/Y	2162 (-,-)	AN->Y	R	NOR2BX4		2	2.3	53	172	
g118166/Y	2302 (-,-)	AN->Y	R	NOR2BX4		2	2.3	53	140	
g118165/Y	2442 (-,-)	AN->Y	R	NOR2BX4		2	2.3	53	140	
g118164/Y	2583 (-,-)	AN->Y	R	NOR2BX4		2	2.3	53	140	
g117912_6783/Y	2643 (-,-)	S0->Y	F	MXI2X1		1	0.9	81	61	
g117908_5526/Y	g117908_5526/Y	B->Y	R	NOR2X1		2	0.7	52	52	

```

2696      (-,-)
Program_Counter_pc_reg[29]/D -      -      R      DFFRX4      2      -      -      0
2696      (-,-)
#-----
-----
```

Path 4: MET (7321 ps) Setup Check with Pin Program_Counter_pc_reg[28]/CK->D

Group: clk
 Startpoint: (R) Program_Counter_pc_reg[2]/CK
 Clock: (R) clk
 Endpoint: (R) Program_Counter_pc_reg[28]/D
 Clock: (R) clk

	Capture	Launch
Clock Edge:+	10000	0
Src Latency:+	0	0
Net Latency:+	0 (I)	0 (I)
Arrival:=	10000	0

Setup:-	124
Required Time:=	9876
Launch Clock:-	0
Data Path:-	2555
Slack:=	7321

```

#-----  

-----  

#      Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay A  

rrival Instance  

#  

#      (ps)  Location  

#-----  

-----  

Program_Counter_pc_reg[2]/CK -      -      R      (arrival)      30      -      0      0  

0      (-,-)  

Program_Counter_pc_reg[2]/QN -      CK->QN F      DFFRX4      2      7.6      53      353  

353      (-,-)  

g118042_5107/Y      -      A->Y      R      NOR2X6      2      2.3      39      45  

398      (-,-)  

g118182/Y      -      AN->Y      R      NOR2BX4      3      2.1      51      134  

533      (-,-)  

g118181/Y      -      AN->Y      R      NOR2BX4      2      2.3      53      140  

673      (-,-)  

g118180/Y      -      AN->Y      R      NOR2BX4      2      4.5      69      149  

821      (-,-)  

g118023/Y      -      A->Y      F      INVX4      2      8.5      49      50  

872      (-,-)  

g118012_1881/Y      -      D->Y      R      NOR4X8      2      2.5      111      56  

928      (-,-)  

g118179/Y      -      AN->Y      R      NOR4BX4      2      2.5      140      204  

1132      (-,-)  

g118176/Y      -      AN->Y      R      NOR4BX4      2      2.5      140      215  

1346      (-,-)  

g118173/Y      -      AN->Y      R      NOR4BX4      2      2.5      140      215  

1561      (-,-)  

g118170/Y      -      AN->Y      R      NOR4BX4      2      2.5      140      215  

1776      (-,-)  

g118168/Y      -      AN->Y      R      NOR4BX4      2      2.3      137      213  

1989      (-,-)  

g118167/Y      -      AN->Y      R      NOR2BX4      2      2.3      53      172  

2162      (-,-)
```

RISC_V_GENUS_REPORT.txt	Fri Feb 27 12:54:35 2026	7
g118166/Y 2302 (-,-)	- AN->Y R NOR2BX4	2 2.3 53 140
g118165/Y 2442 (-,-)	- AN->Y R NOR2BX4	2 2.3 53 140
g117917_2802/Y 2503 (-,-)	- S0->Y F MXI2X1	1 0.9 81 61
g117914_1617/Y 2555 (-,-)	- B->Y R NOR2X1	2 0.7 52 52
Program_Counter_pc_reg[28]/D 2555 (-,-)	- R DFFRX4	2 - - 0

Path 5: MET (7461 ps) Setup Check with Pin Program_Counter_pc_reg[27]/CK->D
 Group: clk
 Startpoint: (R) Program_Counter_pc_reg[2]/CK
 Clock: (R) clk
 Endpoint: (R) Program_Counter_pc_reg[27]/D
 Clock: (R) clk

	Capture	Launch
Clock Edge:+	10000	0
Src Latency:+	0	0
Net Latency:+	0 (I)	0 (I)
Arrival:=	10000	0
Setup:-	124	
Required Time:=	9876	
Launch Clock:-	0	
Data Path:-	2415	
Slack:=	7461	

#	Timing Point	Flags	Arc	Edge	Cell	Fanout	Load	Trans	Delay	A
#	rrival Instance					(ff)	(ps)	(ps)		
#	(ps) Location									
Program_Counter_pc_reg[2]/CK	-	-	R	(arrival)	30	-	0	0		
0 (-,-)										
Program_Counter_pc_reg[2]/QN	-	CK->QN	F	DFFRX4	2	7.6	53	353		
353 (-,-)										
g118042_5107/Y	-	A->Y	R	NOR2X6	2	2.3	39	45		
398 (-,-)										
g118182/Y	-	AN->Y	R	NOR2BX4	3	2.1	51	134		
533 (-,-)										
g118181/Y	-	AN->Y	R	NOR2BX4	2	2.3	53	140		
673 (-,-)										
g118180/Y	-	AN->Y	R	NOR2BX4	2	4.5	69	149		
821 (-,-)										
g118023/Y	-	A->Y	F	INVX4	2	8.5	49	50		
872 (-,-)										
g118012_1881/Y	-	D->Y	R	NOR4X8	2	2.5	111	56		
928 (-,-)										
g118179/Y	-	AN->Y	R	NOR4BX4	2	2.5	140	204		
1132 (-,-)										
g118176/Y	-	AN->Y	R	NOR4BX4	2	2.5	140	215		
1346 (-,-)										
g118173/Y	-	AN->Y	R	NOR4BX4	2	2.5	140	215		

Path 6: MET (7602 ps) Setup Check with Pin Program_Counter_pc_reg[26]/CK->D

```
    Group: clk
Startpoint: (R) Program_Counter_pc_reg[2]/CK
    Clock: (R) clk
  Endpoint: (R) Program_Counter_pc_reg[26]/D
    Clock: (R) clk
```

	Capture	Launch
Clock Edge:+	10000	0
Src Latency:+	0	0
Net Latency:+	0 (I)	0 (I)
Arrival:=	10000	0

Setup:-	124
Required Time:=	9876
Launch Clock:-	0
Data Path:-	2274
Slack:=	76022

RISC_V_GENUS_REPORT.txt	Fri Feb 27 12:54:35 2026	9
g118179/Y	-	AN->Y R NOR4BX4 2 2.5 140 204
1132 (-,-)		
g118176/Y	-	AN->Y R NOR4BX4 2 2.5 140 215
1346 (-,-)		
g118173/Y	-	AN->Y R NOR4BX4 2 2.5 140 215
1561 (-,-)		
g118170/Y	-	AN->Y R NOR4BX4 2 2.5 140 215
1776 (-,-)		
g118168/Y	-	AN->Y R NOR4BX4 2 2.3 137 213
1989 (-,-)		
g118167/Y	-	AN->Y R NOR2BX4 2 2.3 53 172
2162 (-,-)		
g117927_5115/Y	-	S0->Y F MXI2X1 1 0.9 81 61
2222 (-,-)		
g117924_6131/Y	-	B->Y R NOR2X1 2 0.7 52 52
2274 (-,-)		
Program_Counter_pc_reg[26]/D	-	R DFFRX4 2 - - 0
2274 (-,-)		

#-----

Path 7: MET (7746 ps) Setup Check with Pin Program_Counter_pc_reg[25]/CK->D

Group: clk
 Startpoint: (R) Program_Counter_pc_reg[2]/CK
 Clock: (R) clk
 Endpoint: (R) Program_Counter_pc_reg[25]/D
 Clock: (R) clk

	Capture	Launch
Clock Edge:+	10000	0
Src Latency:+	0	0
Net Latency:+	0 (I)	0 (I)
Arrival:=	10000	0

	Setup:-	124
Required Time:=	9876	
Launch Clock:-	0	
Data Path:-	2130	
Slack:=	7746	

#-----

#	Timing Point	Flags	Arc	Edge	Cell	Fanout	Load	Trans	Delay	A
rrival	Instance					(fF)	(ps)	(ps)		
#										
(ps)	Location									

#-----

Program_Counter_pc_reg[2]/CK	-	R	(arrival)	30	-	0	0
0 (-,-)							
Program_Counter_pc_reg[2]/QN	-	CK->QN F	DFFRX4	2	7.6	53	353
353 (-,-)							
g118042_5107/Y	-	A->Y R	NOR2X6	2	2.3	39	45
398 (-,-)							
g118182/Y	-	AN->Y R	NOR2BX4	3	2.1	51	134
533 (-,-)							
g118181/Y	-	AN->Y R	NOR2BX4	2	2.3	53	140
673 (-,-)							
g118180/Y	-	AN->Y R	NOR2BX4	2	4.5	69	149
821 (-,-)							
g118023/Y	-	A->Y F	INVX4	2	8.5	49	50

Path 8: MET (7767 ps) Setup Check with Pin Program Counter pc reg[24]/CK->D

```
    Group: clk
Startpoint: (R) Program_Counter_pc_reg[2]/CK
    Clock: (R) clk
    Endpoint: (R) Program_Counter_pc_reg[24]/D
    Clock: (R) clk
```

	Capture	Launch
Clock Edge:+	10000	0
Src Latency:+	0	0
Net Latency:+	0 (I)	0 (I)
Arrival:=	10000	0

Setup:-	124
Required Time:-	9876
Launch Clock:-	0
Data Path:-	2109
Slack:=	7767

RISC_V_GENUS_REPORT.txt	Fri Feb 27 12:54:35 2026	11
g118023/Y 872 (-,-)	- A->Y F INVX4	2 8.5 49 50
g118022_7482/Y 919 (-,-)	- B->Y R NOR2X4	2 4.5 61 48
g118018/Y 967 (-,-)	- A->Y F INVX4	2 8.5 48 48
g118017_7098/Y 1007 (-,-)	- B->Y R NOR2X4	2 2.5 47 40
g118178/Y 1187 (-,-)	- AN->Y R NOR4BX4	2 2.5 140 180
g118175/Y 1402 (-,-)	- AN->Y R NOR4BX4	2 2.5 140 215
g118172/Y 1617 (-,-)	- AN->Y R NOR4BX4	2 2.5 140 215
g118169/Y 1837 (-,-)	- AN->Y R NOR4BX4	2 3.2 151 220
g117953/Y 1913 (-,-)	- A->Y F INVX2	1 3.0 48 76
g117943_7410/Y 1974 (-,-)	- D->Y R NOR4BBX4	1 1.7 123 60
g117937_4733/Y 2057 (-,-)	- S0->Y F MXI2X1	1 0.9 81 84
g117934_1881/Y 2109 (-,-)	- B->Y R NOR2X1	2 0.7 52 52
Program_Counter_pc_reg[24]/D - 2109 (-,-)	- R DFFRX4	2 - - 0

#-----

Path 9: MET (7894 ps) Setup Check with Pin Program_Counter_pc_reg[21]/CK->D
 Group: clk
 Startpoint: (R) Program_Counter_pc_reg[2]/CK
 Clock: (R) clk
 Endpoint: (R) Program_Counter_pc_reg[21]/D
 Clock: (R) clk

Clock Edge:+	Capture	Launch
10000		0
Src Latency:+	0	0
Net Latency:+	0 (I)	0 (I)
Arrival:=	10000	0

Setup:-	124
Required Time:=	9876
Launch Clock:-	0
Data Path:-	1982
Slack:=	7894

#-----

Timing Point rrival Instance	Flags	Arc	Edge	Cell	Fanout	Load	Trans	Delay	A
# (ps) Location					(fF)	(ps)	(ps)		

Program_Counter_pc_reg[2]/CK - 0 (-,-)	- R	(arrival)	30	-	0	0
Program_Counter_pc_reg[2]/QN - 353 (-,-)	CK->QN F	DFFRX4	2	7.6	53	353
g118042_5107/Y	- A->Y R	NOR2X6	2	2.3	39	45

RISC_V_GENUS_REPORT.txt	Fri Feb 27 12:54:35 2026	12				
398 (-,-)						
g118182/Y	-	AN->Y R NOR2BX4	3	2.1	51	134
533 (-,-)						
g118181/Y	-	AN->Y R NOR2BX4	2	2.3	53	140
673 (-,-)						
g118180/Y	-	AN->Y R NOR2BX4	2	4.5	69	149
821 (-,-)						
g118023/Y	-	A->Y F INVX4	2	8.5	49	50
872 (-,-)						
g118022_7482/Y	-	B->Y R NOR2X4	2	4.5	61	48
919 (-,-)						
g118018/Y	-	A->Y F INVX4	2	8.5	48	48
967 (-,-)						
g118017_7098/Y	-	B->Y R NOR2X4	2	2.5	47	40
1007 (-,-)						
g118178/Y	-	AN->Y R NOR4BX4	2	2.5	140	180
1187 (-,-)						
g118175/Y	-	AN->Y R NOR4BX4	2	2.5	140	215
1402 (-,-)						
g118172/Y	-	AN->Y R NOR4BX4	2	2.5	140	215
1617 (-,-)						
g118169/Y	-	AN->Y R NOR4BX4	2	3.2	151	220
1837 (-,-)						
g117950_5477/Y	-	S0->Y F MXI2X1	1	0.9	81	93
1930 (-,-)						
g117946_9945/Y	-	B->Y R NOR2X1	2	0.7	52	52
1982 (-,-)						
Program_Counter_pc_reg[21]/D	-	R DFFRX4	2	-	-	0
1982 (-,-)						

Path 10: MET (7942 ps) Setup Check with Pin Program_Counter_pc_reg[23]/CK->D
 Group: clk
 Startpoint: (R) Program_Counter_pc_reg[2]/CK
 Clock: (R) clk
 Endpoint: (R) Program_Counter_pc_reg[23]/D
 Clock: (R) clk

	Capture	Launch
Clock Edge:+	10000	0
Src Latency:+	0	0
Net Latency:+	0 (I)	0 (I)
Arrival:=	10000	0

	Setup:-	124
Required Time:=	9876	
Launch Clock:-	0	
Data Path:-	1934	
Slack:=	7942	

#-----
Timing Point Flags Arc Edge Cell Fanout Load Trans Delay A
rrival Instance (fF) (ps) (ps)

(ps) Location
#-----

Program_Counter_pc_reg[2]/CK - 0 (-,-)	-	R	(arrival)	30	-	0	0
--	---	---	-----------	----	---	---	---

RISC_V_GENUS_REPORT.txt	Fri Feb 27 12:54:35 2026	13				
Program_Counter_pc_reg[2]/QN - 353 (-,-)	CK->QN F	DFFRX4	2	7.6	53	353
g118042_5107/Y 398 (-,-)	A->Y R	NOR2X6	2	2.3	39	45
g118182/Y 533 (-,-)	AN->Y R	NOR2BX4	3	2.1	51	134
g118181/Y 673 (-,-)	AN->Y R	NOR2BX4	2	2.3	53	140
g118180/Y 821 (-,-)	AN->Y R	NOR2BX4	2	4.5	69	149
g118023/Y 872 (-,-)	A->Y F	INVX4	2	8.5	49	50
g118022_7482/Y 919 (-,-)	B->Y R	NOR2X4	2	4.5	61	48
g118018/Y 967 (-,-)	A->Y F	INVX4	2	8.5	48	48
g118007_5122/Y 1023 (-,-)	D->Y R	NOR4X8	2	2.5	111	56
g118177/Y 1227 (-,-)	AN->Y R	NOR4BX4	2	2.5	140	204
g118174/Y 1442 (-,-)	AN->Y R	NOR4BX4	2	2.5	140	215
g118171/Y 1662 (-,-)	AN->Y R	NOR4BX4	2	3.2	150	220
g117958/Y 1738 (-,-)	A->Y F	INVX2	1	3.0	48	76
g117947_4319/Y 1798 (-,-)	D->Y R	NOR4BBX4	1	1.7	123	60
g117941_1666/Y 1882 (-,-)	S0->Y F	MXI2X1	1	0.9	81	84
g117939_9315/Y 1934 (-,-)	B->Y R	NOR2X1	2	0.7	52	52
Program_Counter_pc_reg[23]/D - 1934 (-,-)	- R	DFFRX4	2	-	-	0

#-----

===== AREA =====

```
=====
Generated by:          Genus(TM) Synthesis Solution 21.14-s082_1
Generated on:          Feb 27 2026 12:54:02 pm
Module:                RISC_V
Operating conditions: slow (balanced_tree)
Wireload mode:         enclosed
Area mode:             timing library
=====
```

Instance	Module	Cell Count	Cell Area	Net Area	Total Area	Wireload
RISC_V		122	0.000	0.000	0.000	<none> (D)
(D) = wireload is default in technology library						

===== GATE COUNT =====

```
=====
Generated by:          Genus(TM) Synthesis Solution 21.14-s082_1
Generated on:          Feb 27 2026 12:54:02 pm
Module:                RISC_V
Operating conditions: slow (balanced_tree)
Wireload mode:         enclosed
Area mode:             timing library
=====
```

Gate	Instances	Area	Library
AOI22X4	1	0.000	gpdk045bc
AOI2BB2X1	1	0.000	gpdk045bc
DFFRHQX4	1	0.000	gpdk045bc
DFFRX4	29	0.000	gpdk045bc
INVX2	2	0.000	gpdk045bc
INVX4	2	0.000	gpdk045bc
INVXL	1	0.000	gpdk045bc
MXI2X1	26	0.000	gpdk045bc
NOR2BX4	9	0.000	gpdk045bc
NOR2X1	28	0.000	gpdk045bc
NOR2X2	2	0.000	gpdk045bc
NOR2X4	2	0.000	gpdk045bc
NOR2X6	1	0.000	gpdk045bc
NOR4BBX4	2	0.000	gpdk045bc
NOR4BX4	12	0.000	gpdk045bc
NOR4X8	2	0.000	gpdk045bc
XNOR2X4	1	0.000	gpdk045bc
total	122	0.000	

Type	Instances	Area	Area %
sequential	30	0.000	0.0
inverter	5	0.000	0.0
logic	87	0.000	0.0
physical_cells	0	0.000	0.0
total	122	0.000	0.0

===== HIERARCHY =====

```
=====
Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
Generated on:          Feb 27 2026 12:54:35 pm
Module:                RISC_V
Operating conditions: slow (balanced_tree)
Wireload mode:         enclosed
Area mode:             timing library
=====
```

Hierarchy Report Format :

```
level instance ( module ) <status>

status :   preserve_<value> -- indicating preserve_hierachy or inherited_preserve
value
      :   blackbox -- indicating unresolved instance
=====
```

0 RISC_V