



→ Memory cell -



→ 0 will remain 0 and 1 will remain 1 only.


⇒ Basic latch -



R	S	$Q(t)$	$Q(t+1)$	$\bar{Q}(t)$
0	0	0	0	1
0	0	1	1	0
0	1	0	1	0
0	1	1	1	0
1	0	0	0	1
1	0	1	0	1
1	1	0	0	0
1	1	1	0	0


(1) clocked SR latch -

→ If $C=0$ then latch is not responding to inputs. So, latch will give output of previously stored data.



⇒ Oscillations :- (In SR latch)


When $S=R=1$:



When $C=0$

$C=1$


(2) Clocked D latch -



D	$Q(t)$	$Q(t+1)$
1	0	1
0	0	0
0	1	0
1	0	1

$$Q(t+1) = D.$$

(3) Clocked JK Latch -



$$C=1,$$

J	K	$Q(t)$	$Q(t+1)$	
0	0	0	0	{ Memory }
0	0	1	1	
0	1	0	0	{ Reset }
0	1	1	0	
1	0	0	1	{ Set }


1	0	1		1	}
1	1	0		0	}
1	1	1			toggle

→ Here, when J, K are 1 output will toggle from 0 to 1 and 1 to 0 multiple times.


→ Solution 1: We have to keep clock cycle width very narrow. so, J, K value will remain 1 for only lesser time and output will toggle very less times.

→ Solution 2: Use flip-flop rather than latch


(4) Clocked T-Latch -



⇒ Clocked SR latch by Nand gate-




⇒ Difference between flip-flop and latches is Latches respond inputs when clock is high means it is level sensitive while flip-flop respond inputs when rising edge occurs.



- (i) rising edge flip-flop.
- (ii) falling edge flip-flop.


→ So, Latch can't be used when we want to transfer only one bit because it is level dependent. so, for long level it will toggle more than once.

⇒ Flip-flop Master slave (edge sensitive).




→ When slave latch is enabled, Master latch will be disabled.

⇒ Symbol of flip-flop -





rising edge flip-flop.



falling edge flip flop

e.g. Draw the wave form of output of latch Q_L and flip-flop Q_F if both $Q_L = Q_F = 0$ initially



Home when ~~clock~~
is high, Q_L will
follow D_i and
when ~~clock~~ clock
is low, Q_F will
show previous output


⇒ K-map for JK latch -

	$JQ(t)$	00	01	11	10
0					
1					

$$Q(t+1) = JQ(t) + K'Q(t)$$

Sequential Circuit

→ Block-diagram of Sequential circuit -
Excitation signals.



→ Reverse of characteristic table is
"Excitation Table"

Input side will be $Q(t)$ and output
side will be J, K (or S, R).

⇒ Flip-flop excitation tables :-

(a) RS

$Q(t)$	$Q(t+1)$	S		R	
		0	1	0	0 / 0
0	0				
0	1				


⇒ K-map for JK latch :-

J	K	Q(t)	00	01	11	10
0	0	Q(t)				
1	0	Q(t)				
0	1	Q(t)				

$$Q(t+1) = JQ'(t) + K'Q(t)$$

Sequential Circuit

→ Block-diagram of Sequential circuit
Excitation signals.



→ Reverse of characteristic table is
"Excitation Table"

Input side will be $Q(t)$ and output
side will be J, K (OR S, R).

⇒ Flip-flop excitation tables :-

(a) RS

$Q(t)$	$Q(t+1)$	S	R
0	0	0	0
0	1	1	0

→ Design logic circuit →


(1) state diagram

(2) State table

(3) Type & no. of flip-flops
assign symbols

(4) excitation values & O/P values.
→ (input ~~PF~~)


(5) Obtain boolean exp. signals & o/p's




(without overlap)

X - 0 1 0 1 1 0 1 0 1 0	state table
$z_1 = 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \boxed{0} \ 1 \ 0$	
$z_2 = 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \boxed{1} \ 1 \ 0$	

→ First start with s_0 and if we detect 1
 s_1 , move to $s_0 \rightarrow s_1$, if we detect 0
 $\rightarrow s_1 \rightarrow s_2$ and then if 1 then
 $s_2 \rightarrow s_0$.



State diagram without overlap




state diagram with overlap.

we have to check for present every input 0 & 1.

	present	i/p	next state	o/p	excitation
	Q _A Q _B	x	Q _A Q _B (++)	z	J _A K _A J _B K _B
S ₀	0 0	0	0 0 (S ₀)	0	0 1 0 0
	0 0	1	0 1 (S ₁)	0	0 0 1 1
S ₁	0 1 (S ₁)	0	1 0 (S ₂)	0	1 1 0 1
	0 1 (S ₁)	1	0 1 (S ₁)	0	0 0 0 0
S ₂	1 0	0	0 0 (S ₀)	0	1 1 0 0
	1 0	1	0 0 (S ₀)	1	1 1 0 0

→ If m = states and n = i/p (x) then there are ~~six~~ cases in state table
 $m \times 2^n$

→ Draw k-map for J_A, K_A, J_B, K_B, z



$$J_A = Q_B \bar{x}$$

If $Q_A \& Q_B = 1$

then that box shouldn't consider.

(d) Without Overlap :-


$$J_A = \bar{x} \cdot Q_B, K_A = 1$$

$$J_B = x \cdot Q_A, K_B = \bar{x}, Z = \bar{x} \cdot Q_A,$$

classmate

Date _____

Page _____



⇒ Analysis problem - Sequential circuit -

(1) first find out the values of S_A and R_A ,

$$S_A = x \cdot B$$

$$S_B = x \cdot \bar{A} \cdot \bar{B}$$

$$S_C = \bar{x}$$

$$R_A = \bar{x} \cdot C$$

$$R_B = x \cdot B + B \cdot C$$


$$R_C = \bar{x}.$$

(2) Then make state-table.

Present $A(t)$ $B(t)$ $C(t)$	x	Next $A(t+1)$ $B(t+1)$ $Z(t+1)$	$y = x \cdot A(t)$
0 0 0	0	0 0 1	0
0 0 1	1	0 1 0	0
0 1 0	0	0 1 1	0
0 1 1	1	1 0 0	1

Unused
states.

⇒ State diagram -



Example $Q_A(t+1) = Q_A' Q_B + Q_C$. (state equation)

$$Q_B(t+1) = Q_A Q_B + Q_A' Q_B'$$

$$Q_C(t+1) = Q_B Q_C$$

$$Z = (Q_B + Q_C) Q_A'$$

→ first of all, we have ^{to} convert,

$Q_A(t+1)$ in terms of Q_A and Q_A'

$$\begin{aligned} \text{so, } Q_A(t+1) &= Q_A' \cdot Q_B + Q_C (Q_A + \overline{Q_A}) \\ &= Q_A' Q_B + Q_A Q_C + \overline{Q_A} Q_C \end{aligned}$$

$$= \underbrace{Q_A' (Q_B + Q_C)}_{\sim} + \underbrace{Q_A (Q_C)}_{\sim} - 1$$

→ Match eq.(i) with general equation,

$$Q_A(t+1) = Q_A' J_A + Q_A K_A' \quad [\text{characteristic equation}]$$

$$\text{so, } J_A = Q_B + Q_C$$

$$K_A^* = Q_C'$$

$$Q_B(t+1) = Q_A Q_B + Q_A' Q_B' \leftrightarrow J_B Q_B' + K_B' Q_B$$


$$\cancel{J_B = Q_A} \quad J_B = Q_A'$$

$$K_B = Q_A'$$

classmate Date _____ Page _____


Register with Parallel load (PIPO-reg)

I_i	Q_i	Load	D_i
0	X	1	0
1	X	1	1
X	0	0	0
X	1	0	1




$$D_i = I_i \cdot \text{load} + Q_i \cdot \text{load}$$

⇒ Shift-registers — (Serial In, Serial out)



⇒ Parallel in, Serial out —




$\text{shift/load} = 0$
 $\text{shift} = 1$ = Load data in flip-flops.

$\text{load} = 1$ = shift data to right (in diff flip-flop)

- Pre-set (PRE) and clear are active low.
- We can make a circuit with PRE and clear.

for shifting



when Load/shift is high it will load data.


- Universal shift register with MUX -

circular shift Right - Q_3 to D input of Q_0
 circular shift left - Q_0 to D input of Q_3



⇒ Mod-N Asynchronous Counter —

→ When clock is given to only one bit is called as Ripple counter. (Binary Counter)
 $\text{Mod } 2^N \text{ counted}$

e.g.



→ In counters we have to use only J-K or T flip-flop



→ Here, frequency depends on the Time delay.

$$T_{\min} = N \cdot (t_{d})_{ff} \quad (\because (t_d)_{ff} = \text{time delay of } j \text{- flipflop})$$

$$\text{and } f_{\max} = \frac{1}{T_{\min}}$$

$$= \frac{1}{N \cdot (t_d)_{ff}}$$

\Rightarrow Mod- N Asynchronous counter -


e.g. Mod-10

when $Q_3 = 1$


$Q_2 = 0$

$Q_1 = 1$

$Q_0 = 0$




Then all bits will be 1. This is Unique condition.



Here, after 9 we will get 0.

1000
1001
0000



decade 0 goes from 9 to 0 at that time decade 1 goes from 0 to 1.

⇒ Synchronous Counter \rightarrow Serial carry


→ Here, we are applying clk simultaneously to all the flip-flops.

~~Q₃ Q₂ Q₁ Q₀~~
1 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
1 1 0 0

when $Q_0 = 1 \Rightarrow Q_1$ will toggle.

$Q_0, Q_1 = 1 \Rightarrow Q_2$ will toggle.

$Q_0, Q_1, Q_2 = 1 \Rightarrow Q_3$ will toggle.




→ There will be 1 ff and two AND gates delay in worst case.

$$T_{min} = t_{d,ff} + (N-2)t_{d\ AND}$$

$$\therefore f_{max} = \frac{1}{T_{min}}$$

→ Instead of using And gates, we can use only one And gate ^{separately} to produce products without any time-delay.




Clk.

$$T_{min} = (t_{d,ff})_{ff} + t_{d, AND}$$

$$\therefore f_{max} = \frac{1}{T_{min}}$$

⇒ Up-down counters -




→ When $M=0$, Q will propagate
That is called as Up-counter.

→ When $M=1$, \bar{Q} will propagate
That is called as down-counter.


→ For N flip-flops, we require $N-1$ "steering logic" circuits.

⇒ Mod- N Synchronous Counter -




→ Random Sequence signal can be generated very easily by using Synchronous counter but it is very difficult to generate Using Ripple counter.

⇒ Counter Enable :- Used to suspend or to continue counting.





⇒ Decade counter - (Synchronous)




when 9 (1001) is detected, CE will be high and counter will be Activated after than for 0 (0000) counter will be suspended

→ Ring Counter - (Non-overlapped timing signals)



⇒ Johnson Counter -



0	1	3	2
4	5	7	6
X	X	X	X
X	X	X	X
X	X	X	X

		Q ₁ Q ₀	Q ₃ Q ₂	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅
		00	01	11	10				
00	T ₀	T ₁	T ₂	T ₃	X				
01	X			X					
11	T ₀	X	T ₄	T ₅					
10	T ₇	X	X	X					

$$T_0 = \bar{Q}_3 \bar{Q}_0$$

$$T_1 = \bar{Q}_1 Q_0$$

$$T_2 = Q_1 \bar{Q}_2$$

$$T_3 = Q_2 \bar{Q}_3$$


:

:

⇒ Square Generator — $s < 2^n - 1$, n = No. of ffs.

1010100101

(whatever is at D₁ is going to be set in next clock cycle)



Here for same input we have different output. So, can't use sequence generator using 4 flip-flops.

→ find out the equation of D₁.

Register Transfer Logic

- Higher Order notations used to describe digital operations are called the "Register Transfer ^{statement}Logic" Language.
(RTL)
- RT statement consist of (i) control function
(ii) micro-operations.

control function:- list of micro-operations separated by commas.

⇒ Register Notation:-

Registers: $\underline{A(8)}$, $B(8)$, $\underline{PC(16)}$.
↓ ↓
8 bits 16 bits


$A(5-8)$ OR $A_{5-8} \Rightarrow$ Upper 4 bits of reg A

$A_3 \Rightarrow$ 3rd bit of reg A.

$PC(16) \Rightarrow$ Higher byte of PC.

⇒ RTL Description:-

(1) control condition $x' T_1 : A \leftarrow B, B \leftarrow A$, $T_2 : A \leftarrow c$.






(2) $\bar{x} T_1 : R_1 \leftarrow R_2$

$T_2 : R_1 \leftarrow \bar{R}_2$

$T_3 : R_1 \leftarrow \bar{R}_1$

$T_4 : R_1 \leftarrow 0$



T_1	\bar{T}_2	T_3	T_4	S_0	S_1
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1


$$S_0 = T_2 + T_4.$$

$$S_1 = T_2 + T_4.$$

⇒ CPU Design:-

→ Flag & flip-flops. — Indicates the answer of operation.

⇒ ALU Design:-




⇒ Operations:

(1) arithmetic.

$$A \leftarrow A + B.$$

$$A \leftarrow A + B + c_i$$

$$A \leftarrow A + \overline{B} + 1.$$



$$x_i = A_i$$

$$y_i = S_0 B_i + S_1 B_i'$$

$$z_i = c_i$$

(2) logic

$$A \leftarrow \text{Not } A$$

$$A \leftarrow A \vee B.$$

$$A \leftarrow A \wedge B.$$

for logic operation,
carry-in = 0.

$$\text{so, } z_i = S_2' c_i.$$

(3) Shift & Rotate

$$A \leftarrow \text{shs } A, \quad A_n(\text{MSB}) \leftarrow 0.$$

$$A \leftarrow \text{shl } A, \quad A_1(\text{LSB}) \leftarrow 0.$$

$$\begin{array}{r} 1111 \\ \textcircled{2} \\ 1110 \end{array}$$

$$\begin{array}{r} 1011 \\ \textcircled{2} \\ 1111 \\ \textcircled{2} \\ 1010 \end{array}$$

classmate

Date _____
Page _____


(4) Rotate Right : $A \leftarrow \text{shr } A$, $A_n \leftarrow A$.

Rotate Left : $A \leftarrow \text{shl } A$, $A_1 \leftarrow A_n$.

$S_2 = 0$ for Arithmetic operation

$S_2 = 1$ for Logical Operation.

⇒ 4-bit ALU :-



Operation

S_2	S_1	S_0	x_i	y_i	c_i
1	0	0	A_i	0	0
1	0	1	A_i	B_i	0
1	1	0	A_i	\bar{B}_i	0
1	1	1	A_i	1	0

$$f_i = x_i \oplus y_i$$

$$A_i$$

$$A_i \oplus B_i$$

$$A_i \oplus B_i'$$

$$A_i'$$

need to modify

XOR

need to modify

Not

→ We need to modify; with conditions:

S_2	S_1	S_0
1	0	0
1	1	0

↓

To get AND Operation, $x_i = A_i \cdot B_i$. (" 100)

To get OR operation, $x_i = A_i + B_i$. (" 100)

In General, $x_i = A_i + S_2 S_1 S_0 B_i + S_2 S_1 S_0 B_i'$
 $y_i = S_0 B_i + S_1 B_i'$

(2010)

 $Z = 0\text{-flag}$ $C = \text{carry-flag}$ $A > B \quad | \quad C=1 \text{ and } Z=0.$ $A < B \quad | \quad C=0 \text{ and } Z=0$ $A \geq B \quad | \quad Z=1.$