# Design an architecture for the CORDIC With 16-Stage Pipeline

Subham Ball
Dept. of System-on-chip Design
Indian Institute Of Technology–Palakkad
152202017@smail.iitpkd.ac.in

Abstract—This project goal is to implement and validate the design of an architecture that computes the CORDIC algorithm with pipelining.

high-speed and efficient calculations of complicated mathematical functions.

## I. INTRODUCTION

This assignment focuses on the pipelining implementation of the well-known CORDIC algorithm. Before we go into pipelined CORDIC, let's first define ordinary CORDIC.

The Coordinate Rotation Digital Computer (CORDIC) algorithm is a commonly used technique for calculating trigonometric, logarithmic, and hyperbolic functions. It is particularly beneficial for digital signal processing (DSP) and machine learning (ML) techniques that demand fast and efficient calculations. The demand for specialized hardware to expedite signal processing and machine learning has expanded dramatically in recent years, and the CORDIC method is a popular alternative because to its simplicity and adaptability.

Pipelined CORDIC is a CORDIC algorithm version that divides the algorithm into numerous pipeline phases to boost throughput and minimise latency. Each pipeline stage of a pipelined CORDIC implementation handles a distinct set of algorithm iterations, allowing many iterations to be handled concurrently.

The pipelined CORDIC architecture supports a wide range of pipeline stages, from basic two-stage designs to more complicated systems with dozens of pipeline stages. The number of pipeline stages necessary is determined by the required precision of the computations and the system's expected throughput.

The pipelined CORDIC architecture has the benefit of being able to attain greater clock rates than non-pipelined devices, resulting in quicker calculation times. Pipelined designs can also minimise the hardware complexity required for a given degree of precision since each pipeline stage is responsible for a smaller portion of iterations.

For pipelined CORDIC systems, there are several trade-offs to consider. For example, the increased complexity of the pipeline stages might raise the system's overall power consumption. Moreover, because data must be propagated across the pipeline phases, pipelined architectures might incur extra delay.

Notwithstanding these drawbacks, pipelined CORDIC is a common approach in VLSI designs for signal processing and machine learning, and it is frequently utilised to construct

## II. IMPLEMENTION

# A. Architecture of Pipelined CORDIC




Fig. 1. Datapath

# B. Verilog Code for Architecture

```
design.sv 🕂
               1 module cordicpipe(input clk,
                                                                                                                              (input clk,
input signed [15:0] x_in,
input signed [15:0] y_in,
input signed [15:0] y_in,
input signed [15:0] sinx,
output signed [15:0] cosx);
                      reg [15:0]
xreg0,xreg1,xreg2,xreg3,xreg4,xreg5,xreg6,xreg7,xreg8,xreg9,xreg
10,xreg11,xreg12,xreg13,xreg14,xreg15,xreg16;
reg [15:0]
yreg0,yreg1,yreg13,yreg14,yreg15,yreg6,yreg7,yreg8,yreg9,yreg
10,xreg11,yreg12,yreg13,yreg14,yreg15,yreg16;
reg [15:0]
theta0,theta1,theta2,theta3,theta4,theta5,theta6,theta7,theta8,theta9,theta
10,theta11,theta12,theta13,theta14,theta15,theta6,theta7,theta8,theta9,theta
10,theta11,theta12,theta13,theta14,theta15,theta6)
wire [15:0]
xadd0,xadd1,xadd12,xadd3,xadd4,xadd5,xadd6,xadd7,xadd8,xadd9,xadd
10,xadd11,xadd12,xadd13,xadd14,xadd15,xadd16;
wire [15:0]
                         10, _audit; _audi
                                    //stage0
assign x_add0=x_reg0 - y_reg0;
assign y_add0=y_reg0 + x_reg0;
assign t_add0=theta0 - 'b001100100100100100;
                         //stagel
assign x_addl=thetal[15]?(x_reg1 + {y_reg1[15],y_reg1[15:1]}):(x_reg1 - {y_reg1[15],y_reg1[15:1]}):(x_reg1 - {x_reg1[15],x_reg1[15:1]}):(y_reg1 + {x_reg1[15],x_reg1[15:1]}):
assign t_addl=thetal[15]?(thetal + 16'hlDAC):(thetal - 16'hlDAC);
                         //stage2
assign x_add2=theta2[15]?(x_reg2 + {{2(y_reg2[15]}},y_reg2[15:2]}):
(x_reg2 - {{2(y_reg2[15]}},y_reg2[15:2]}):
assign y_add2=theta2[15]?(y_reg2 - {{2(x_reg2[15]}},x_reg2[15:2]}):
(y_reg2 + {{2(x_reg2[15]}},x_reg2[15:2]}):
assign t_add2=theta2[15]?(theta2 + 16'hFAD):(theta2 - 16'hFAD);
//stage3
assign x_add3=thera2[15]?(y_reg2 + 16'hFAD):(theta2 - 16'hFAD);
                         //stage4
assign x_add4=theta4[15]?(x_reg4 + {{4{y_reg4[15]}}},y_reg4[15:4]}):
(x_reg4 - {{4{y_reg4[15]}}},y_reg4[15:4]}):
assign y_add4=theta4[15]?(y_reg4 - {{4{x_reg4[15]}}},x_reg4[15:4]}):
(y_reg4 + {{4{x_reg4[15]}}},x_reg4[15:4]}):
assign y_add4=theta4[15]?(theta4 + 16'h3FE):(theta4 - 16'h3FE);
//stage5
                       assign x_add5=theta5[15]?(x_reg5 + {{5{y_reg5[15]}}},y_reg5[15:5]}): (x_reg5 - {{5{y_reg5[15]}}},y_reg5[15:5]}); assign y_add5=theta5[15]?(y_reg5 - {{5{x_reg5[15]}}},x_reg5[15:5]}): (y_reg5 + {{5{x_reg5[15]}}},x_reg5[15:5]}); assign t_add5=theta5[15]?(theta5 + 16'h200):(theta5 - 16'h200);
                         //stage6
assign x_add6=theta6[15]?(x_reg6 + {{6{y_reg6[15]}}},y_reg6[15:6]}):
(x_reg6 - {{6{y_reg6[15]}}},y_reg6[15:6]}):
assign y_add6=theta6[15]?(y_reg6 - {{6{x_reg6[15]}}},x_reg6[15:6]}):
(y_reg6 + {{6{x_reg6[15]}}},x_reg6[15:6]}):
assign t_add6=theta6[15]?(theta6 + 16'h100):(theta6 - 16'h100);
                       //stage7
assign x_add7=theta7[15]?(x_reg7 + {{7{y_reg7[15]}},y_reg7[15:7]}):
(x_reg7 - {{7{y_reg7[15]}},y_reg7[15:7]}):
assign y_add7=theta7[15]?(y_reg7 - {{7{x_reg7[15]}}},x_reg7[15:7])):
(y_reg7 + {{7{x_reg7[15]}}},x_reg7[15:7]}):
assign y_add7=theta7[15]?(y_reg7 + {16'h80):(theta7 - 16'h80);
//stage8
assign y_add8-theraff[15]?
                         //stage8 assign x_add8=theta8[15]?(x_reg8 + {{8{y_reg8[15]}}},y_reg8[15:8]}): (x_reg8 - {{8{y_reg8[15]}}},y_reg8[15:8]}): assign y_add8=theta8[15]?(y_reg8 - {{8{x_reg8[15]}}},x_reg8[15:8]}): (y_reg8 + {{8{x_reg8[15]}}},x_reg8[15:8]}): assign t_add8=theta8[15]?(theta8 + 16'h40):(theta8 - 16'h40); //ttpe8
                       //stage9 assign x_add9=theta9[15]?(x_reg9 + {{9{y_reg9[15]}},y_reg9[15:9]}): (x_reg9 - {{9{y_reg9[15]}},y_reg9[15:9]}): assign y_add9=theta9[15]?(y_reg9 - {{9{x_reg9[15]}},x_reg9[15:9]}): (y_reg9 + {{9{x_reg9[15]}},x_reg9[15:9]}): assign t_add9=theta9[15]?(theta9 + 16'h20):(theta9 - 16'h20);
                            assign t_add1=theta11[15]?(theta11 + 16'h0008):(theta11 - 16'h0008);
//stage12
assign x_add12=theta12[15]?(x_reg12 + {12{y_reg12[15]}}),y_reg12[15:12])):
(x_reg12 - {12{y_reg12[15]}},y_reg12[15:12]));
assign y_add12=theta12[15]?(y_reg12 - {12{y_reg12[15]}},x_reg12[15:12])):
assign t_add12=theta12[15]?(theta12 + 16'h0004):(theta12 - 16'h0004);
//stage13;
assign x_add13=theta13[15]?(x_reg13 + {13{y_reg13[15]}},y_reg13[15:13])):
(x_reg13 - {13{y_reg13[15]}},y_reg13[15:13])):
assign y_add13=theta13[15]?(y_reg13 - {13{y_reg13[15]}},y_reg13[15:13])):
(x_reg13[15]]); x_reg13[15:13])):
(y_reg13 - {13{y_reg13[15]}},x_reg13[15:13])):
assign y_add13=theta13[15]?(theta13 + 16'h0002):(theta13 - 16'h0002);
```

```
//out
assign cosx=x_add15;
assign sinx=y_add15;
always @(posedge clk)
begin
//stage0
x_reg0<=x_in;
y_reg0<=y_in;
theta0<=theta_in;
//stage1
                                     //stage1
x_reg1<=x_add0;
y_reg1<=y_add0;
theta1<=t_add0;
   91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
1112
113
114
115
116
117
118
119
                                         //stage2
x reg2<=x add1:</pre>
                                        y_reg2<=y_add1;
theta2<=t_add1;
                                         //stage3
x_reg3<=x_add2;
                                        y_reg3<=y_add2;
theta3<=t_add2;
                                        /stage6
x_reg6<=x_add5;
                                        y_reg6<=y_add5;
theta6<=t_add5;
                                          //stage7
x_reg7<=x_add6;
                                        y_reg7<=y_add6;
theta7<=t_add6;
                                          //stage8
x_reg8<=x_add7;
                                        y_reg8<=y_add7;
theta8<=t_add7;
                                         //stage9
                                      x_reg9<=x_add8;
y_reg9<=y_add8;
theta9<=t_add8;
120 x_1
121 y_rc
122 thet
123 //st
124 x_1
125 y_rc
126 thet
127 //st
128 y_rc
129 y_rc
130 thet
131 //st
133 y_rc
133 y_rc
133 y_rc
134 thet
135 //st
136 x_r
137 y_rc
138 thet
140 y_rc
141 y_rc
141 y_rc
142 thet
143 //st
144 y_rc
144 y_rc
145 y_rc
144 y_rc
145 y_rc
146 thet
147 end
148 endmodule
149 endmodule
                                   y_regis=v_adds;
theta9=t_adds;
//stage10
x_regi0<=x_add9;
y_regi0<=y_add9;
theta10<=t_add9;
//stage11
x_regi1<=x_add10;
y_regi1<=y_add10;
theta11<=t_add10;
//stage12
x_regi2<=x_add11;
y_regi2<=y_add11;
theta12<=t_add11;
//stage13
x_regi3<=x_add12;
y_regi3<=y_add12;
theta13<=t_add12;
//stage14
x_regi4<=x_add13;
y_regi4<=x_add13;
y_regi4<=x_add13;
y_regi5<=x_add14;
y_regi5<=y_add14;
theta14<=t_add13;
y_regi5<=y_add14;
y_regi5<=y_add14;
y_regi5<=y_add14;
heta14<=t_add13;
```

## C. Testbench

Now let's see the testbench for the same

Fig. 2. Testbench

## III. OUTPUT

Let us now examine the results of the same. We can see from the above graphic that (1, 0) has rotated to (1, 1) due to the 45 degrees that we have indicated. Because we did not account for scaling, x out and y out are not 1.



Fig. 3. Waveform

## IV. CONCLUSION

Finally, Pipelined CORDIC is a CORDIC algorithm version that separates the algorithm into numerous pipeline phases to boost throughput and minimise latency. Each pipeline step processes a distinct set of algorithm iterations, allowing numerous iterations to be processed at the same time.

This architecture allows for greater clock frequencies while reducing hardware complexity, however it may raise power consumption and bring extra delay. Pipelined CORDIC is widely utilised in VLSI designs for signal processing and machine learning, allowing for the fast and efficient computing of complicated mathematical functions. The link to the EDA Playground is: playground link