

Design an architecture for the CORDIC With 16-Stage Pipeline

Subham Ball

Dept. of System-on-chip Design
Indian Institute Of Technology–Palakkad
152202017@smail.iitpkd.ac.in

Abstract—This project goal is to implement and validate the design of an architecture that computes the CORDIC algorithm with pipelining.

high-speed and efficient calculations of complicated mathematical functions.

I. INTRODUCTION

This assignment focuses on the pipelining implementation of the well-known CORDIC algorithm. Before we go into pipelined CORDIC, let's first define ordinary CORDIC.

The Coordinate Rotation Digital Computer (CORDIC) algorithm is a commonly used technique for calculating trigonometric, logarithmic, and hyperbolic functions. It is particularly beneficial for digital signal processing (DSP) and machine learning (ML) techniques that demand fast and efficient calculations. The demand for specialized hardware to expedite signal processing and machine learning has expanded dramatically in recent years, and the CORDIC method is a popular alternative because to its simplicity and adaptability.

Pipelined CORDIC is a CORDIC algorithm version that divides the algorithm into numerous pipeline phases to boost throughput and minimise latency. Each pipeline stage of a pipelined CORDIC implementation handles a distinct set of algorithm iterations, allowing many iterations to be handled concurrently.

The pipelined CORDIC architecture supports a wide range of pipeline stages, from basic two-stage designs to more complicated systems with dozens of pipeline stages. The number of pipeline stages necessary is determined by the required precision of the computations and the system's expected throughput.

The pipelined CORDIC architecture has the benefit of being able to attain greater clock rates than non-pipelined devices, resulting in quicker calculation times. Pipelined designs can also minimise the hardware complexity required for a given degree of precision since each pipeline stage is responsible for a smaller portion of iterations.

For pipelined CORDIC systems, there are several trade-offs to consider. For example, the increased complexity of the pipeline stages might raise the system's overall power consumption. Moreover, because data must be propagated across the pipeline phases, pipelined architectures might incur extra delay.

Notwithstanding these drawbacks, pipelined CORDIC is a common approach in VLSI designs for signal processing and machine learning, and it is frequently utilised to construct

II. IMPLEMENTATION

A. Architecture of Pipelined CORDIC




Fig. 1. Datapath

B. Verilog Code for Architecture

design.sv

```
1 module cordicpipe(input clk,
2                   input signed [15:0] x_in,
3                   input signed [15:0] y_in,
4                   input signed [15:0] theta_in,
5                   output signed [15:0] sinx,
6                   output signed [15:0] cosx);
7
8   reg [15:0]
9   x_reg0,x_reg1,x_reg2,x_reg3,x_reg4,x_reg5,x_reg6,x_reg7,x_reg8,x_reg9,x_reg
10  x_reg11,x_reg12,x_reg13,x_reg14,x_reg15,x_reg16;
11  reg [15:0]
12  y_reg0,y_reg1,y_reg2,y_reg3,y_reg4,y_reg5,y_reg6,y_reg7,y_reg8,y_reg9,y_reg
13  y_reg11,y_reg12,y_reg13,y_reg14,y_reg15,y_reg16;
14  reg [15:0]
15  theta0,theta1,theta2,theta3,theta4,theta5,theta6,theta7,theta8,theta9,theta
16  theta11,theta12,theta13,theta14,theta15,theta16;
17  wire [15:0]
18  x_add0,x_add1,x_add2,x_add3,x_add4,x_add5,x_add6,x_add7,x_add8,x_add9,x_add
19  x_add11,x_add12,x_add13,x_add14,x_add15,x_add16;
20  wire [15:0]
21  y_add0,y_add1,y_add2,y_add3,y_add4,y_add5,y_add6,y_add7,y_add8,y_add9,y_add
22  y_add11,y_add12,y_add13,y_add14,y_add15,y_add16;
23  wire [15:0]
24  t_add0,t_add1,t_add2,t_add3,t_add4,t_add5,t_add6,t_add7,t_add8,t_add9,t_add
25  t_add11,t_add12,t_add13,t_add14,t_add15,t_add16;
26
27 //stage0
28 assign x_add0=x_reg0 - y_reg0;
29 assign y_add0=y_reg0 + x_reg0;
30 assign t_add0=theta0 - 'b0011001001000100;
31
32 //stage1
33 assign x_add1=theta1[15]?(x_reg1 + {y_reg1[15],y_reg1[15:1]}):(x_reg1 -
34 {y_reg1[15],y_reg1[15:1]});
35 assign y_add1=theta1[15]?(y_reg1 - {x_reg1[15],x_reg1[15:1]}):(y_reg1 +
36 {x_reg1[15],x_reg1[15:1]});
37 assign t_add1=theta1[15]?(theta1 + 16'h1DAC):(theta1 - 16'h1DAC);
38
39 //stage2
40 assign x_add2=theta2[15]?(x_reg2 + {{2{y_reg2[15]}},y_reg2[15:2]}):
41 (x_reg2 - {{2{y_reg2[15]}},y_reg2[15:2]});
42 assign y_add2=theta2[15]?(y_reg2 - {{2{x_reg2[15]}},x_reg2[15:2]}):
43 (y_reg2 + {{2{x_reg2[15]}},x_reg2[15:2]});
44 assign t_add2=theta2[15]?(theta2 + 16'hFAD):(theta2 - 16'hFAD);
45
46 //stage3
47 assign x_add3=theta3[15]?(x_reg3 + {{3{y_reg3[15]}},y_reg3[15:3]}):
48 (x_reg3 - {{3{y_reg3[15]}},y_reg3[15:3]});
49 assign y_add3=theta3[15]?(y_reg3 - {{3{x_reg3[15]}},x_reg3[15:3]}):
50 (y_reg3 + {{3{x_reg3[15]}},x_reg3[15:3]});
51 assign t_add3=theta3[15]?(theta3 + 16'h7F5):(theta3 - 16'h7F5);
52
53 //stage4
54 assign x_add4=theta4[15]?(x_reg4 + {{4{y_reg4[15]}},y_reg4[15:4]}):
55 (x_reg4 - {{4{y_reg4[15]}},y_reg4[15:4]});
56 assign y_add4=theta4[15]?(y_reg4 - {{4{x_reg4[15]}},x_reg4[15:4]}):
57 (y_reg4 + {{4{x_reg4[15]}},x_reg4[15:4]});
58 assign t_add4=theta4[15]?(theta4 + 16'h3FE):(theta4 - 16'h3FE);
59
60 //stage5
61 assign x_add5=theta5[15]?(x_reg5 + {{5{y_reg5[15]}},y_reg5[15:5]}):
62 (x_reg5 - {{5{y_reg5[15]}},y_reg5[15:5]});
63 assign y_add5=theta5[15]?(y_reg5 - {{5{x_reg5[15]}},x_reg5[15:5]}):
64 (y_reg5 + {{5{x_reg5[15]}},x_reg5[15:5]});
65 assign t_add5=theta5[15]?(theta5 + 16'h200):(theta5 - 16'h200);
66
67 //stage6
68 assign x_add6=theta6[15]?(x_reg6 + {{6{y_reg6[15]}},y_reg6[15:6]}):
69 (x_reg6 - {{6{y_reg6[15]}},y_reg6[15:6]});
70 assign y_add6=theta6[15]?(y_reg6 - {{6{x_reg6[15]}},x_reg6[15:6]}):
71 (y_reg6 + {{6{x_reg6[15]}},x_reg6[15:6]});
72 assign t_add6=theta6[15]?(theta6 + 16'h100):(theta6 - 16'h100);
73
74 //stage7
75 assign x_add7=theta7[15]?(x_reg7 + {{7{y_reg7[15]}},y_reg7[15:7]}):
76 (x_reg7 - {{7{y_reg7[15]}},y_reg7[15:7]});
77 assign y_add7=theta7[15]?(y_reg7 - {{7{x_reg7[15]}},x_reg7[15:7]}):
78 (y_reg7 + {{7{x_reg7[15]}},x_reg7[15:7]});
79 assign t_add7=theta7[15]?(theta7 + 16'h80):(theta7 - 16'h80);
80
81 //stage8
82 assign x_add8=theta8[15]?(x_reg8 + {{8{y_reg8[15]}},y_reg8[15:8]}):
83 (x_reg8 - {{8{y_reg8[15]}},y_reg8[15:8]});
84 assign y_add8=theta8[15]?(y_reg8 - {{8{x_reg8[15]}},x_reg8[15:8]}):
85 (y_reg8 + {{8{x_reg8[15]}},x_reg8[15:8]});
86 assign t_add8=theta8[15]?(theta8 + 16'h40):(theta8 - 16'h40);
87
88 //stage9
89 assign x_add9=theta9[15]?(x_reg9 + {{9{y_reg9[15]}},y_reg9[15:9]}):
90 (x_reg9 - {{9{y_reg9[15]}},y_reg9[15:9]});
91 assign y_add9=theta9[15]?(y_reg9 - {{9{x_reg9[15]}},x_reg9[15:9]}):
92 (y_reg9 + {{9{x_reg9[15]}},x_reg9[15:9]});
93 assign t_add9=theta9[15]?(theta9 + 16'h20):(theta9 - 16'h20);
94
95 //stage10
96 assign x_add10=theta10[15]?(x_reg10 +
97 {{10{y_reg10[15]}},y_reg10[15:10]}):(x_reg10 -
98 {{10{y_reg10[15]}},y_reg10[15:10]});
99 assign y_add10=theta10[15]?(y_reg10 -
100 {{10{x_reg10[15]}},x_reg10[15:10]}):(y_reg10 +
101 {{10{x_reg10[15]}},x_reg10[15:10]});
102 assign t_add10=theta10[15]?(theta10 + 16'h10):(theta10 - 16'h10);
103
104 //stage11
105 assign x_add11=theta11[15]?(x_reg11 +
106 {{11{y_reg11[15]}},y_reg11[15:11]}):(x_reg11 -
107 {{11{y_reg11[15]}},y_reg11[15:11]});
108 assign y_add11=theta11[15]?(y_reg11 -
109 {{11{x_reg11[15]}},x_reg11[15:11]}):(y_reg11 +
110 {{11{x_reg11[15]}},x_reg11[15:11]});
111 assign t_add11=theta11[15]?(theta11 + 16'h0008):(theta11 - 16'h0008);
112
113 //stage12
114 assign x_add12=theta12[15]?(x_reg12 + {{12{y_reg12[15]}},y_reg12[15:12]}):
115 (x_reg12 - {{12{y_reg12[15]}},y_reg12[15:12]});
116 assign y_add12=theta12[15]?(y_reg12 - {{12{x_reg12[15]}},x_reg12[15:12]}):
117 (y_reg12 + {{12{x_reg12[15]}},x_reg12[15:12]});
118 assign t_add12=theta12[15]?(theta12 + 16'h0004):(theta12 - 16'h0004);
119
120 //stage13
121 assign x_add13=theta13[15]?(x_reg13 + {{13{y_reg13[15]}},y_reg13[15:13]}):
122 (x_reg13 - {{13{y_reg13[15]}},y_reg13[15:13]});
123 assign y_add13=theta13[15]?(y_reg13 - {{13{x_reg13[15]}},x_reg13[15:13]}):
124 (y_reg13 + {{13{x_reg13[15]}},x_reg13[15:13]});
125 assign t_add13=theta13[15]?(theta13 + 16'h0002):(theta13 - 16'h0002);
126
127 //stage14
128 assign x_add14=theta14[15]?(x_reg14 + {{14{y_reg14[15]}},y_reg14[15:14]}):
129 (x_reg14 - {{14{y_reg14[15]}},y_reg14[15:14]});
130 assign y_add14=theta14[15]?(y_reg14 - {{14{x_reg14[15]}},x_reg14[15:14]}):
131 (y_reg14 + {{14{x_reg14[15]}},x_reg14[15:14]});
132 assign t_add14=theta14[15]?(theta14 + 16'h0001):(theta14 - 16'h0001);
133
134 //stage15
135 assign x_add15=theta15[15]?(x_reg15 + {{15{y_reg15[15]}},y_reg15[15:15]}):
136 (x_reg15 - {{15{y_reg15[15]}},y_reg15[15:15]});
137 assign y_add15=theta15[15]?(y_reg15 - {{15{x_reg15[15]}},x_reg15[15:15]}):
138 (y_reg15 + {{15{x_reg15[15]}},x_reg15[15:15]});
139 assign t_add15=theta15[15]?(theta15 + 16'h0000):(theta15 - 16'h0000);
140
141 //out
142 assign cosx=x_add15;
143 assign sinx=y_add15;
144 always @(posedge clk)
145 begin
146
147 //stage0
148 x_reg0<=x_in;
149 y_reg0<=y_in;
150 theta0<=theta_in;
151
152 //stage1
153 x_reg1<=x_add0;
154 y_reg1<=y_add0;
155 theta1<=t_add0;
156
157 //stage2
158 x_reg2<=x_add1;
159 y_reg2<=y_add1;
160 theta2<=t_add1;
161
162 //stage3
163 x_reg3<=x_add2;
164 y_reg3<=y_add2;
165 theta3<=t_add2;
166
167 //stage4
168 x_reg4<=x_add3;
169 y_reg4<=y_add3;
170 theta4<=t_add3;
171
172 //stage5
173 x_reg5<=x_add4;
174 y_reg5<=y_add4;
175 theta5<=t_add4;
176
177 //stage6
178 x_reg6<=x_add5;
179 y_reg6<=y_add5;
180 theta6<=t_add5;
181
182 //stage7
183 x_reg7<=x_add6;
184 y_reg7<=y_add6;
185 theta7<=t_add6;
186
187 //stage8
188 x_reg8<=x_add7;
189 y_reg8<=y_add7;
190 theta8<=t_add7;
191
192 //stage9
193 x_reg9<=x_add8;
194 y_reg9<=y_add8;
195 theta9<=t_add8;
196
197 //stage10
198 x_reg10<=x_add9;
199 y_reg10<=y_add9;
200 theta10<=t_add9;
201
202 //stage11
203 x_reg11<=x_add10;
204 y_reg11<=y_add10;
205 theta11<=t_add10;
206
207 //stage12
208 x_reg12<=x_add11;
209 y_reg12<=y_add11;
210 theta12<=t_add11;
211
212 //stage13
213 x_reg13<=x_add12;
214 y_reg13<=y_add12;
215 theta13<=t_add12;
216
217 //stage14
218 x_reg14<=x_add13;
219 y_reg14<=y_add13;
220 theta14<=t_add13;
221
222 //stage15
223 x_reg15<=x_add14;
224 y_reg15<=y_add14;
225 theta15<=t_add14;
226
227 end
228 endmodule
```

C. Testbench

Now let's see the testbench for the same

```
testbench sv
1 module tb;
2   reg clk;
3   reg signed [15:0] x_in,y_in,theta_in;
4   wire signed [15:0] sinx,cosx;
5   cordicpipe
6   dut(.clk(clk),.x_in(x_in),.y_in(y_in),.theta_in(theta_in),.sinx(sinx),.cosx
7   (cosx));
8   always #3 clk=~clk;
9   initial
10  begin
11    clk='d0;
12    drive_values();
13    #150
14    $finish;
15  end
16  task drive_values();
17    @(negedge clk)
18    x_in = 'h2600;
19    y_in = 'h0;
20    theta_in = 'b0011001001000100;
21    @(negedge clk)
22    x_in = 'h2600;
23    y_in = 'h0;
24    theta_in = 'd0;
25  endtask
26  initial
27  begin
28    $dumpfile("dump.vcd");
29    $dumpvars(0);
30  end
31 endmodule
```

Fig. 2. Testbench

III. OUTPUT

Let us now examine the results of the same. We can see from the above graphic that (1, 0) has rotated to (1, 1) due to the 45 degrees that we have indicated. Because we did not account for scaling, x out and y out are not 1.



Fig. 3. Waveform

IV. CONCLUSION

Finally, Pipelined CORDIC is a CORDIC algorithm version that separates the algorithm into numerous pipeline phases to boost throughput and minimise latency. Each pipeline step processes a distinct set of algorithm iterations, allowing numerous iterations to be processed at the same time.

This architecture allows for greater clock frequencies while reducing hardware complexity, however it may raise power consumption and bring extra delay. Pipelined CORDIC is widely utilised in VLSI designs for signal processing and machine learning, allowing for the fast and efficient computing of complicated mathematical functions. The link to the EDA Playground is: [playground link](#)