Indian Institute of technology Palakkad Iab-10 REPORT

Professor : Dr.Satyajit Das Subject : SoC Design Lab Course Code : CS5102

Submitted by : Subham Ball

Roll No. - 152202017 (Mtech SoCD)

1 Abstract

This report discusses the use of Vivado HLS for optimizing floating-point algo- rithms in C/C++ code to achieve cost, performance, and power benefits while implementing matrix multiplication on 32x32 matrices. We explore the Xil- inx PL design flow aspects of compiling and optimizing the C/C+ high-performance hardware design into a accelerator. generating an AXI4-Stream us- ing Vivado IP Integrator. connecting the hardware accelerator to an AXI peripheral in the AP SoC PL and to the ACP in the AP SoC PS, and writing software that manages the peripherals and measures system-level performance. The Xilinx Vivado HLS tool provides an easy-to-use interface for specifying floating-point algorithms, and the Xilinx PL design flow provides a powerful and flexible platform for implementing high-performance floatingpoint algorithms on traditional microprocessors. This report aims to provide a comprehensive understanding of the Xilinx desian flow multiplication PL for matrix implementation using Vivado HLS.

2 Introduction

Matrix multiplication is a fundamental operation in applied mathematics and is widely used in various fields, including signal processing, data analysis, and machine learning. The operation involves multiplying two matrices to produce a third matrix. Due to its computational complexity, efficient implementations of matrix multiplication are essential for

achieving high performance in applica- tions that rely on this operation. One way to optimize matrix multiplication is to use hardware accelerators, which can perform the operation much faster than traditional microprocessors. Vivado HLS is a high-level synthesis tool that can

be used to specify and optimize floating-point algorithms in C/C+ + code for im- plementation on hardware accelerators. This approach provides designers with the ability to achieve cost, performance, and power benefits while implementing their algorithms on traditional microprocessors. In this report, we explore the Xilinx PL design flow for implementing matrix multiplication on 32x32 matri- ces using Vivado HLS. We start by discussing the benefits of using Vivado HLS and the Xilinx PL design flow for developing high-performance floating-point algorithms. We then present the steps involved in compiling and optimizing the C/C++ code, generating an AXI4-Stream using Vivado IP Integrator, and connecting the hardware accelerator to peripherals in the AP SoC PL and ACP in the AP SoC PS. The report concludes by presenting the results of our ex- periments, which demonstrate the performance benefits of Xilinx PL design flow and Vivado HLS using the implementing matrix multiplication. Overall, this report aims to provide designers with a comprehensive understanding of the Xilinx PL design flow for matrix multiplication and its implementation using Vivado HLS.

3 implementation

The code is given below

```
# include < stdio
.h > # include <
stdlib .h >
# include " mmult
. h " # define
MCR SIZE 1024
void standalone mmult (float A [32][32], float
B [32][32], float C [32][32])
{
mmult hw < float , 32 > ( A , B , C );
// void HLS accel ( AXI VAL in stream [2* MCR SIZE ] ,
AXI VAL out stream [ MCR SIZE ])
void HLS accel ( AXI VAL INPUT STREAM [2*
MCR_SIZE ] , AXI_VAL OUTPUT STREAM [
MCR SIZE 1)
{
# pragma HLS INTERFACE s axilite port = return
```

bundle = CONTROL_BUS
pragma HLS INTERFACE axis
port = OUTPUT_STREAM

```
# pragma HLS INTERFACE axis
port = INPUT STREAM
// HLS DEPRECATED MODE
// // Map ports to Vivado HLS interfaces
// # pragma HLS INTERFACE ap fifo port = in stream
// # pragma HLS INTERFACE ap fifo port = out stream
// // Map HLS ports to AXI interfaces
# pragma HLS RESOURCE variable = in stream core = AXIS
metadata = " - bu
/
# pragma HLS RESOURCE variable = out stream core = AXIS
metadata = " - b
//
# pragma HLS RESOURCE variable = return core = AXI4LiteS
metadata =" - b
wrapped mmult hw < float , 32 , 32*32 , 4
, 5 , 5 > ( INPUT STREAM , OUTPUT STREAM
);
return;
}
Thes testbecnh is given below
   # include < stdio
.h > # include <
stdlib .h >
# include " mmult . h "
typedef float T
; int const DIM
= 32;
int const SIZE = DIM * DIM ;
void mmult sw ( T a [ DIM ][ DIM ] , T b [ DIM ][ DIM ] , T
out [ DIM ][
{
// matrix multiplication of a A * B matrix
for ( int ia = 0; ia < DIM; +
+ ia ) for ( int ib = 0; ib <
DIM ; ++ ib )
{
float sum = 0;
for ( int id = 0; id < DIM ;
++ id ) sum += a [ ia ][ id
] * b [ id ][ ib ]; out [ ia ][
```

```
ib ] = sum;
}
# ifdef DB_DEBUG
int main ( void )
```

```
{
int ret val = 0;
ret_val = test_matrix_mult <T , DIM , SIZE ,</pre>
4 ,5 ,5 >(); return ret val;
}
# else
int main ( void )
{
int ret val
= 0; int i , j
, err ;
T matOp1 [ DIM ][
DIM 1: T matOp2 [
DIM 1 DIM 1;
T matMult sw [ DIM ][
DIM ]; T matMult hw [
DIM ][ DIM ];
/* * Matrix Initiation
*/for ( i = 0; i <
DIM; i + + ) for ( j = 
0; j < DIM ; j ++)
matOp1 [ i ][ j ] = ( float )( i
+ i); for ( i = 0; i < DIM; i
++)
for ( j = 0; j < DIM ; j ++)
matOp2 [ i ][ j ] = ( float )( i * j );
/* * End of Initiation */
printf ( " NORMAL MODE \ r \ n " );
standalone mmult ( matOp1 , matOp2 ,
matMult hw );
/* reference Matrix Multiplication */
mmult sw ( matOp1 , matOp2 , matMult sw );
/* * Matrix comparison */
err = 0:
for ( i = 0; (i < DIM \&\& ! err
); i ++) for ( j = 0; (j < DIM
\&\& ! err ); j ++)
if ( matMult sw [ i ][ j ] != matMult hw
[ i ][ j ]) err ++;
if (err == 0)
printf ( " Matrixes _ identical_ ... Test
                  successful !\ r \ n " ); else
printf ( " Testfailed !\ r \ n
```

```
" ); return err ;
}
```

After creating an ip now we export this this ip to vivaod we integrate it with pro- cessing system the block diagram is given below.

Now generate the bitstream




Figure 1: Block diagram




Figure 2: utilization

and export the hardware and launch the sdk too the code is given below

```
# include < stdio
.h > # include < stdlib
```



```
# include " platform . h "
# include " xparameters
. h " # include "
xtmrctr . h "
# include " xaxidma . h "
# include " lib_xmmult_hw
. h " # define NUM TESTS
1024
# define DIM
32
# define SIZE
(DIM * DIM)
// # define X P A R A XI T I ME R DE V I
C E_ / D # define X P A R _ A X / _T / M E R_
DEVICE ID
(XPAR_AXI_TIMER_1_DEVICE_ID)//
Vivado 2014.4
(XPAR_AXI_TIMER_1_DEVICE_ID)//
Vivado 2015.2.
// TIMER Instance
XTmrCtr timer dev;
// AXI DMA Instance
XAxiDma AxiDma;
// void print ( char *
str ); int init dma (){
XAxiDma Config * CfgPtr
int status ;
CfgPtr = XAxiDma_LookupConfig ( ( X PA
R_AXI_DMA_1_DEVICE_ID));
if (! CfgPtr ){
print ( " Error
                 _ looking _ for _ AXI
             config \ n \ r " ); return XST FAILURE ;
}
status = XA xiDm a Cfg Init ializ e (& AxiDma
, CfgPtr ); if ( status != XST SUCCESS ) {
                _ initializing
print ( " Error
             DMA \ n \ r " ); return
XST FAILURE;
}
// check for scatter gather mode
if ( XAxiDma HasSg (& AxiDma )) {
print ( " Error _ DMA _ configured in SG
```

```
mode \ n \ r " ); return XST_FAILURE
;
}
/* Disable interrupts , we use polling mode */
```

```
X Ax i D ma IntrDisable (& AxiDma , XAXIDMA IRQ ALL MASK
, X AXIDM A DE X Ax i D ma IntrDisable (& AxiDma ,
XAXIDMA IRQ ALL MASK , X AXIDM A DM
// Reset DMA
XAxiDma Reset (& AxiDma );
while (! XAxiDma ResetIsDone (&
AxiDma )) {} return XST SUCCESS
}
int main ( int argc , char ** argv )
{
int i , j ,
k; int err
=0;
int status;
int num of trials
= 1; float A [ DIM
][ DIM ]; float B [
DIM ][ DIM ];
float res hw [ DIM ][
DIM ]; float res_sw [
DIM ][ DIM ];
unsigned int dma size = SIZE * sizeof
( float ); float acc factor;
unsigned int init time, curr time,
calibration; unsigned int begin time;
unsigned int end time;
unsigned int
run time sw = 0;
unsigned int
run time hw = 0;
init_platform ();
if ( argc >= 2)
{
num of trials = atoi ( argv [1]);
xil_printf ( " \r
                  XAPP1170
```

```
//
//
for ( i = 0; i < 10; i + +)
print ("\ nHello World \ n \ r ");
* * * * *
// Init DMA
status = init dma ();
if ( status != XST_SUCCESS ) {
print ( " \ rError : _ DMA _ init
\ n " ); return XST FAILURE ;
}
print ( " \ r \ nDMA _ Init done \ n \ r " );
* * * * * *
// Setup HW timer
status = XTmrCtr Initialize (& timer dev , X PA R A XI
_ T \blacksquare ME R _ DE if ( status != XST_SUCCESS )
{
print ( " \ rError_: _ timer_setup failed \ n " );
// return XST FAILURE ;
}
X Tmr Ct r SetOptions (& timer dev ,
XPAR AXI TIMER DEVICE ID , XTC ENA
// Calibrate HW timer
XTmrCtr_Reset (\& timer_dev , X P A R_ A X I _T I M E R_ D
E V IC E  I Dinit time = XTmrCtr GetValue (& timer dev ,
X P A R A X I T I M E R D curr time = XTmrCtr GetValue
(& timer dev , X P A R A X I T I M E R D calibration = 
curr time - init time;
// Loop measurement
XTmrCtr_Reset (& timer_dev , X P A R_ A X I _T I M E R_ D
E V IC E _ I D begin_time = XTmrCtr_GetValue (& timer_dev ,
X P A R A X I T I M E R D for ( i = 0; i < NUM TESTS ;
i + + ):
end_time = XTmrCtr_GetValue (& timer_dev , X P A R _A X I _
Fund time sw = end time - - calibration
begin time
xil printf ( " \ rLoop _
                          _ % d iterations_ is_ % d_ cycle
                   time
                   for
fo ( i = i < DIM i ++)
     0;
```

```
B[i][j] = (float)(i*j);
}
/* * End of Initiation */
for ( k = 0; k < num of trials ; <math>k + +)
{
// call the software version of the function
E V IC E _ I D begin_time = XTmrCtr_GetValue (& timer_dev ,
X P A R_A X I_T I_M E R_D for ( i = 0; i < NUM_TESTS;
i + +)
{
matrix_multiply_ref (A , B , res_sw );
end time = XTmrCtr GetValue (& timer dev , X P A R A X ■
TI M E R_ D E run_time_sw = end_time - begin_time -
calibration;
xil printf ( " \ r \ nTotal _ run _ time for_ SW_ on
                       Processor is run time sw /
NUM TESTS , NUM_TESTS );
\
// call the HW accelerator
XTmrCtr_Reset (\& timer_dev , X P A R_ A X I _T I M E R_ D
E V IC E _ I D begin_time = XTmrCtr_GetValue (& timer_dev ,
X P A R_A X I _T I M E R_D
// Setup the HW Accelerator
Setup_HW_Accelerator (A , B , res_hw ,
dma_size ); for ( i = 0; i < NUM_TESTS
; i ++) {
Start_HW_Accelerator ();
Run HW Accelerator (A, B, res hw, dma size);
end time = XTmrCtr GetValue (& timer dev , X P A R A X ■
TI M E R D E run time hw = end time - begin time -
calibration;
xil printf (
" \ rTotal run_ time_ for _ AXI_ DMA_ + _ HW_ accelerator_ is _ %
d run time hw / NUM TESTS , NUM TESTS );
// Compare the results from sw and hw
for ( i = 0; i < DIM
; i ++) for (j = 0;
\mathbf{i} < DIM ; \mathbf{i} ++)
```

```
if ( res_sw [ i ][ j ] != res_hw [ i
][ j ]) { err = 1;
}
```

4 Conclusion

The Xilinx FPGAs provide designers with a versatile and efficient platform for implementing floating-point designs in C/C++. The parallel performance, low power consumption, and embedded CPUs of Xilinx FPGAs make them an ideal floating-point optimizing solution for designs. comprehensive toolchain available for C/C++ flows allows for performance trade-offs and in-depth anal- ysis throughout the design process. To demonstrate the power of Xilinx FPGAs, we optimized a 32x32 matrix multiplication core for 32-bit floating-point pre- cision using the Vivado HLS tool. The C/C+ + code for floating-point matrix multiplication was efficiently transformed into an RTL design using Vivado HLS and exported as an IP core. The core was connected to the Zyng-7000 AP SoC PS through a DMA core in the PL subsystem of the Zyng-7000 device via an AXI4-Stream interface to the ACP. The hardware peripheral matrix multiplier running at a 100 MHz clock frequency computed almost five times faster than its software counterpart executed on the ARM CPU at a 666 MHz clock fre- quency. This demonstrates the superior hardware acceleration performance of over microprocessors for complex computations such as matrix multiplication.hhjm The entire design process presented in this report can be fully automated using the advanced system design flow known as SDSoC. In con-clusion, Xilinx FPGAs offer designers a powerful, versatile, and cost-effective platform for implementing floating-point designs, and the Vivado

HLS tool pro- vides an efficient and streamlined process for transforming C/C++ code into hardware accelerators.