EE5516 VLSI Architectures for Signal Processing and Machine Learning Lab Report: Experiment 2

Subham Ball
Dept. of System-on-chip Design

Indian Institute Of Technology–Palakkad 152202017@smail.iitpkd.ac.in

Abstract—Experiment 2's goal is to implement and validate the design of an architecture that computes the GCD of given two numbers.

I. INTRODUCTION

To implement an architecture for computing the GCD of two given numbers, we can use the Euclidean algorithm. The steps involved in the algorithm are as follows:

$$GCD(A, B) = GCD(A\%B, B)$$

 $GCD(A, 0) = A$

- 1) Set the larger number as the first number and the smaller number as the second number.
- Divide the first number by the second number and obtain the remainder.
- 3) If the remainder is zero, the GCD is the second number.
- 4) If the remainder is non-zero, set the first number as the second number, the second number as the remainder, and go to step 2.

We can implement the architecture using hardware description languages (HDL) such as Verilog or VHDL.




Fig. 1. Block Diagram

II. IMPLEMENTION

The architecture diagram is divided into two parts: the control path, which controls the control flow, and the data path, which regulates the data flow. The data path architecture design is shown in Fig-2, which employs two registers A,B, and mux to pick one of the input to register using state from the control path. If the state value is 00, new input is

accepted; if the value is 01, register A (A-B) is updated; if the value is 10, the value is swapped; and in the B register, if the value is 0, new input is accepted; otherwise, the value A is loaded into the B register.




Fig. 2. Data Path

If the B value reaches 0, the comparator used to create the signal B_eq 0 sent as input to the control signal will halt. Figure 3 depicts the architecture's control route, which receives the input operand valid(qualifier), B eq 0, and a signal less signal that states A B and produces the output as A MUX_SEL, B MUX_SEL, A_EN, B_EN,GCD_valid (qualifier)




Fig. 3. Control Path

III. VERILOG CODE

Now let's see the Verilog Code:

```
// Code your design here
module gcd_module(
input clk, reset, operand_valid, ack,
input [10:0] A_in , B_in ,gcd,
output reg gcd_valid);
          // wire declaretion
wire A_en,B_en,B_mux_sel,B_eq_0,A_lt_B;
wire [1:0] A_mux_sel;
         // datapath module instantiate datapath gcd_datapath (.*); // control path module instantiate controlpath gcd_controlpath (.*);
          endmodule
        output B_eq_0 ,
output A_lt_B);
        // reg and wire declaration reg [10:0] A; reg [10:0] B; reg [10:0] B; wire [10:0] delayed_A; wire [10:0] sub_out; wire [10:0] A_mux_out; wire [10:0] B_mux_out;
    388 assign B_eq.0 = ( B == 0);
37 assign A_1t_B = ( A < B );
38 assign b_out = A - B ;
38 assign b_out = A - B;
38 assign delayed_a = A ;
38 assign delayed_a = A ;
39 assign delayed_a = A ;
41 assign Amm_out = A_mux_sel [0]? ( A_mux_sel [1]? A : sub_out ) : ( A_mux_sel [1]? B : A_in );
41 assign B_mux_out = B_mux_sel ? A : B_in ;
                 always@ ( posedge clk )
    a lwaysw ( posedge
44 begin
45 if ( A_en )
46 A <= A_mux_out ;
47 if ( B_en )
48 B <= B_mux_out ;
49 gcd <= delayed_A ;
50 end
           module controlpath (
input clk.reset.ack,
input operand.valid,
input B.eq.O.
input A.It.B,
output reg A.en,
output reg B.en,
output reg [1:0] A.mux_sel,
output reg gcd_valid);
           parameter IDLE = 2'b00;
parameter BUSY = 2'b01;
parameter DONE = 2'b10;
reg [1:0] state;
reg [1:0] next_state;
           always@ ( posedge clk )
begin
if ( reset )
state <= 00;
 78 always@ (*)
79 always@ (*)
80 begin
81 Tota : if ( operand_valid =1) next_state = BUSY ;
81 BUSY : if ( s.e._0 =1) next_state = DONE ;
84 DONE : if ( ack =1) next_state = IDLE ;
85 endcase
86 end
      75 else
76 state <= next_state ;
77 end
  begin
A_en = 1'b1;
B_en = 1'b1;
A_mux_sel = 2'b00;
B_mux_sel = 1'b0;
  end
BUSY :
begin
if ( A_lt_B )
  begin
A_en = 1'b1;
B_en = 1'b1;
A_mux_sel = 2'b10;
B_mux_sel = 1'b1;
end
    end
else if (~ B_eq_0 )
A_mux_sel = 2'b11;
 assign gcd_valid = ( state == DONE );
  endmodule
```

Fig. 4. RTL code

Now let's see the testbench for the same:

Fig. 5. Testbench OF DUT

IV. EXPERIMENTAL RESULTS

Now, let's see the output for the simulation.




Fig. 6. Output Waveform

V. CONCLUSION

In conclusion, GCD computing is an essential part of VLSI design since it helps to reduce the number of clock cycles required for specific tasks. The GCD may be computed using a variety of techniques, including the Euclidean algorithm and the binary GCD algorithm. The algorithm chosen is determined by the unique needs of the VLSI design, such as speed and accuracy. We have successfully verified the working of the Euclidean algorithm in this experiment. The link to the EDA Playground is: playground link