

EE5516 VLSI Architectures for Signal Processing and Machine Learning Lab Report: Experiment 1

Subham Ball
Dept. of System-on-chip Design
Indian Institute Of Technology–Palakkad
152202017@smail.iitpkd.ac.in

Abstract—Experiment 1’s goal is to implement and validate the design of an architecture that computes the sum of the first N natural numbers for a given N.

I. INTRODUCTION

The sum of N natural numbers is a common arithmetic operation used in many algorithms and computations. In VLSI architecture, efficient implementation of this operation is important for achieving high performance and low power consumption.

One of the most common methods for computing the sum of N natural numbers is the mathematical formula:

$$sum = \frac{N \times (N + 1)}{2}$$

This formula can be easily computed using basic arithmetic operations, but it requires a multiplier and a divider circuit which may not be efficient for VLSI implementation. figure (Fig. 1)




Fig. 1. Data Path of the sum of the first N natural numbers algorithm




Fig. 2. Control Path of the sum of the first N natural numbers algorithm

II. IMPLEMENTATION DETAILS

Now let’s see the Verilog Code:

```
designer
1 module n_natural(clk,n_valid,ack,reset,sum_sum_valid);
2   input [2:0] n;
3   input n_valid,clk,ack,reset;
4   output reg [4:0] sum;
5   output sum_valid;
6   reg [1:0] state;
7   wire i_eq_1;
8   n_natural_control_path sum1(clk,clk,n_valid,n_valid,i_eq_1,ack(ack),reset(reset),state(state),sum_valid(sum_valid));
9   n_natural_data_path sum2(clk(clk),state(state),n(n),sum(sum),i_eq_1(i_eq_1));
10 endmodule
11
12 module n_natural_control_path(clk,n_valid,i_eq_1,ack,reset,state,sum_valid);
13   input clk,n_valid,i_eq_1,ack,reset;
14   output reg [1:0] state;
15   output sum_valid;
16   reg [1:0] next;
17   parameter idle=0,busy=1,done=2;
18   always @(*)
19   begin
20     if(reset)
21       next=idle;
22     case(state)
23       idle:next=n_valid?busy:idle;
24       busy:next=i_eq_1?done:busy;
25       done:next=ack?idle:done;
26     endcase
27   end
28   always @(posedge clk)
29     state<=next;
30   assign sum_valid=(state==done);
31 endmodule
32
33 module n_natural_data_path(clk,state,n,sum,i_eq_1);
34   input [1:0] state;
35   input [2:0] n;
36   input clk;
37   output reg [4:0] sum;
38   output i_eq_1;
39   reg [2:0] i;
40   wire [2:0] i_muxout;
41   wire [4:0] sum_mux_out;
42   assign i_muxout=state[1]?i:(state[0]?1:n);
43   assign sum_mux_out=state[1]?sum:(state[0]?sum+i:0);
44   always @(posedge clk)
45   begin
46     i<=i_muxout;
47     sum<=sum_mux_out;
48   end
49   assign i_eq_1=(i==1);
50 endmodule
51
```

Fig. 3. RTL code

Now let's see the testbench for the same:

```
1 module n_natural_tb;
2   reg [2:0] n;
3   reg clk, n_valid, ack, reset;
4   wire [4:0] sum;
5   wire sum_valid;
6   n_natural n_nat(.clk(clk), .n(n), .n_valid(n_valid), .sum(sum), .sum_valid(sum_valid), .ack(ack), .reset(reset));
7   always #5 clk<-clk;
8   initial
9   begin
10    clk = 0;
11    reset = 0;
12    n_valid = 0;
13    ack = 0;
14    n = 7;
15    #10
16    reset = 1;
17    #10
18    reset = 0;
19    n_valid = 1;
20    #10
21    n_valid = 0;
22    #10
23    $finish;
24  end
25  initial begin
26    $dumpfile("dump.vcd");
27    $dumpvars;
28  end
29 endmodule
```

Fig. 4. Testbench OF DUT

III. EXPERIMENTAL RESULTS

Now, lets see the output for the simulation.




Fig. 5. Output Waveform

IV. CONCLUSION

As a result, we may infer from the output waveform of the simulation that the design is sound. In this experiment, we can implement the sum of n utilising the control route and datapath. The link to the EDA Playground is: [playground link](#)