

# **Logic Design Laboratory**

## **CSC206A**

**B.Tech. III Semester**



**Department: Computer Science and  
Engineering**

**Faculty of Engineering & Technology  
Ramaiah University of Applied Sciences**



# Ramaiah University of Applied Sciences

Private University Established in Karnataka State by Act No. 15 of 2013

Faculty	Engineering & Technology
Programme	B. Tech. in Computer Science and engineering
Year/Semester	3 <sup>rd</sup> Semester
Name of the Laboratory	Logic Design Laboratory
Laboratory Code	CSC206A

## List of Experiments

### Day-1

1. Build digital circuits using logic gates. Verify using truth table.

$$W = BC + \sim BC$$

$$X = \sim AB + \sim AB \sim C + \sim ABCD + \sim AB \sim C \sim DE$$

$$Y = BD + B(D + \sim E) + \sim D(D + F)$$

$$Z = A \sim BC + \sim ABC + \sim A \sim BC$$

$$AB + A(B + C) + B(B + C)$$

$$(A \sim B(C + BD) + \sim A \sim B)C$$

$$\sim A \sim B \sim C + \sim ABC + A \sim B \sim C + A \sim BC + ABC$$

$$(A + \sim A)(AB + AB \sim C)$$

$$X \sim Y \sim Z + \sim XYZ$$

### Day-2

2. Build a circuit which is dual of the given expression. Verify using truth table.

$$\sim(\sim(AB)\sim(CD)) = AB + CD$$

$$\sim(\sim(AB)C) = AB + \sim C$$

$$\sim(A \sim (BC)) = \sim A + BC$$

$$\sim(ABC) = \sim A + \sim B + \sim C$$

$$A(\sim(B + C)) = A \sim B \sim C$$

$$\sim(\sim AB(C + \sim D) + E) = A \sim E + \sim B \sim E + \sim CD \sim E$$

## Laboratory 1

Title of the Laboratory Exercise

Introduction and Purpose of Experiment

**In this laboratory exercises students get familiar with Logisim.**

**Build digital circuits using logic gates. Verify using truth table.**

### 1. Aim and Objectives

Aim

- To use Logisim

### 2. Objectives

At the end of this lab, the student will be able to

- Explain the features and use of Logisim
- Design digital circuits using Logisim

### 3. Experimental Procedure

Aim and objective
Requirement and equipment used
Simulation and realization
Verification results and Analysis
Conclusion
Limitations and Recommendations
Viva

Students are given a set of logical expression. Using Logisim students are expected to build circuit. And test.


### 4. Questions

- $W = BC + \sim BC$
- $X = \sim AB + \sim AB \sim C + \sim ABCD + \sim AB \sim C \sim DE$
- $Y = BD + B(D + \sim E) + \sim D(D + F)$
- $Z = A \sim BC + \sim ABC + \sim A \sim BC$


- e.  $AB+A(B+C)+B(B+C)$
- f.  $(A\sim B(C+BD))+\sim A\sim B)C$
- g.  $\sim A\sim B\sim C+\sim ABC+A\sim B\sim C+A\sim BC+ABC$
- h.  $(A+\sim A)(AB+AB\sim C)$
- i.  $X\sim Y\sim Z+\sim XYZ$

Solutions:



- a.  $W=BC+\sim BC$



B	C	W
0	0	0
0	1	1
1	0	0
1	1	1




b.  $X = \sim AB + \sim AB\sim C + \sim ABCD + \sim AB\sim C\sim DE$




A	B	C	D	E	X
0	0	0	0	0	0
0	0	0	0	1	0
0	0	0	1	0	0
0	0	0	1	1	0
0	0	1	0	0	0
0	0	1	0	1	0
0	0	1	1	0	0
0	0	1	1	1	0
0	1	0	0	0	1
0	1	0	0	1	1
0	1	0	1	0	1
0	1	0	1	1	1
0	1	1	0	0	1
0	1	1	0	1	1
0	1	1	1	0	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	0	1	0
1	0	0	1	0	0
1	0	0	1	1	0
1	0	1	0	0	0
1	0	1	0	1	0
1	0	1	1	0	0
1	0	1	1	1	0
1	1	0	0	0	0
1	1	0	0	1	0
1	1	0	1	0	0
1	1	0	1	1	0
1	1	1	0	0	0
1	1	1	0	1	0
1	1	1	1	0	0
1	1	1	1	1	0


c.  $Y = BD + B(D + \sim E) + \sim D(D + F)$




B	D	E	F	Y
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1




d.  $Z = A\sim BC + \sim ABC + \sim A\sim BC$




A	B	C	Z
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0



e.  $AB + A(B+C) + B(B+C)$




A	B	C	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1












h.  $(A + \sim A)(AB + AB\sim C)$




A	B	C	Z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



i.  $X \sim Y \sim Z + \sim XYZ$ 

X	Y	Z	O
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0



## Laboratory 2

Title of the Laboratory Exercise:

**Build a circuit which is dual of the given expression. Verify using truth table.**

Introduction and Purpose of Experiment

### 1. Aim and Objectives

Aim

- To Design logic expression and realise the dual

### 2. Objectives

At the end of this lab, the student will be able to

- Students should be able to realise the expression and its dual

### 3. Experimental Procedure

Aim and objective
Requirement and equipment used
Simulation and realization
Verification results and Analysis
Conclusion
Limitations and Recommendations
Viva

### 4. Questions

Build a circuit which is dual of the given expression. Verify using truth table.

$$\sim(\sim(AB)\sim(CD))=AB+CD$$

$$\sim(\sim(AB)C)=AB+\sim C$$

$$\sim(A\sim(BC))=\sim A+BC$$

$$\sim(ABC)=\sim A+\sim B+\sim C$$


$$A(\sim(B+C))=A\sim B\sim C$$

$$\sim(\sim AB(C+\sim D)+E)=A\sim E+\sim B\sim E+\sim CD\sim E$$


Solution:

a.  $\sim(\sim(AB)\sim(CD))=AB+CD$

LHS :




RHS:



A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1


b.  $\sim(\sim(AB)C)=AB+\sim C$

LHS:




RHS:

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1




c.  $\sim(A \sim(BC)) = \sim A + BC$

LHS:




RHS:




A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

d.  $\sim(ABC) = \sim A + \sim B + \sim C$

LHS:




RHS



A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0


e.  $A(\sim(B+C))=A\sim B\sim C$

LHS




A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

RHS:




f.  $\sim(\sim AB(C+\sim D)+E)=A\sim E+\sim B\sim E+\sim CD\sim E$

LHS:



RHS:



A	B	C	D	E	Y
0	0	0	0	0	1
0	0	0	0	1	0
0	0	0	1	0	1
0	0	0	1	1	0
0	0	1	0	0	1
0	0	1	0	1	0
0	0	1	1	0	1
0	0	1	1	1	0
0	1	0	0	0	0
0	1	0	0	1	0
0	1	0	1	0	1
0	1	0	1	1	0
0	1	1	0	0	0
0	1	1	0	1	0
0	1	1	1	0	0
0	1	1	1	1	0
1	0	0	0	0	1
1	0	0	0	1	0
1	0	0	1	0	1
1	0	0	1	1	0
1	0	1	0	0	1
1	0	1	1	0	1
1	0	1	1	1	0
1	1	0	0	0	1
1	1	0	0	1	0
1	1	0	1	1	0
1	1	1	0	0	1
1	1	1	0	1	0
1	1	1	1	0	1
1	1	1	1	1	0