NAME: SUBHENDU MAJI REG NO:18ETCS002121

Laboratory 6

Combinational Circuits-II Multiplexers and Demultiplexers

1. Introduction and Purpose of Experiment

Students will learn to design, simulate and implement circuits using Multiplexers and Demultiplexers.

2. Aim and Objectives

Aim: To verify functionality of Mux and Demux and use Multiplexer to implement Boolean functions


Objectives: At the end of this lab, the student will be able to

- Verify the functionality of Mux and Demux
- Use Multiplexers to implement given Boolean Functions
- 3. Experimental Procedure
 - a. Write truth tables and block diagrams for
 - I. 4 to 1 Multiplexer
 - II. 8 to 1 Multiplexer
 - III. 1 to 4 Demultiplexer
 - IV. 1 to 8 Demultiplexer
 - b. Construct the circuits for 3 (a) (I) to 3 (a) (IV) above using appropriate ICs. Verify the functionality and show the output to the course leader
 - c. Use Logisim to simulate the circuits designed above.
 - d. Using an example, show how any Boolean Expression in SoP form can be implemented using a Multiplexer. Simulate the same using Logisim.

Your document should include:


- Handwritten truth tables and block diagrams for the circuits in 3(a).
- Logisim screenshots of all the Multiplexers and Demultiplexers.
- Answer to 3(d)
- Logisim screenshots for 3(d)

4:1 Multiplexer circuit




Select Da	Output		
S ₁	S ₀	Y	
0	0	D ₀	
0	1	D ₁	
1	0	D ₂	
1	1	D ₃	

8:1 Multiplexer




Se	Select Data Inputs					
S ₂	S ₁	S ₀	Y			
0	0	0	D ₀			
0	0	1	D ₁			
0	1	0	D ₂			
0	1	1	D ₃			
1	0	0	D ₄			
1	0	1	D ₅			
1	1	0	D ₆			
1	1	1	D ₇			

1:4 DeMultiplexer



Data Input	Select Inputs		Outputs					
D	S ₁	S ₀	Y ₃	Y ₂	Y ₁	Y ₀		
D	0	0	0	0	0	D		
D	0	1	0	0	D	0		
D	1	0	0	D	0	0		
D	1	1	D	0	0	0		

1:8 DeMultiplexer



Data Input D	Select Inputs			Outputs							
	S ₂	S ₁	S ₀	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Yo
D	0	0	0	0	0	0	0	0	0	0	D
D	0	0	1	0	0	0	0	0	0	D	0
D	0	1	0	0	0	0	0	0	D	0	0
D	0	1	1	0	0	0	0	D	0	0	0
D	1	0	0	0	0	0	D	0	0	0	0
D	1	0	1	0	0	D	0	0	0	0	0
D	1	1	0	0	D	0	0	0	0	0	0
D	1	1	1	D	0	0	0	0	0	0	0