

## ASSIGNMENT

<b>Course Code</b>	19CSC204A
<b>Course Name</b>	Logic Design
<b>Programme</b>	B. Tech
<b>Department</b>	Computer Science & Engineering
<b>Faculty</b>	Faculty of Engineering Technology

<b>Name of the Student</b>	SUBHENDU MAJI
<b>Reg. No</b>	18ETCS002121
<b>Semester/Year</b>	3 <sup>RD</sup> / 2019
<b>Course Leader/s</b>	Mr. Narasimha Murthy K. R. and Mr. V. Deepak

Declaration Sheet			
Student Name	SUBHENDU MAJI		
Reg. No	18ETCS002121		
Programme	B. Tech	Semester/Year	3 <sup>rd</sup> / 2019
Course Code	19CSC204A		
Course Title	Logic Design		
Course Date		To	
Course Leader	Mr. Narasimha Murthy K. R. and Mr. V. Deepak		
<p><b>Declaration</b></p> <p>The assignment submitted herewith is a result of my own investigations and that I have conformed to the guidelines against plagiarism as laid out in the Student Handbook. All sections of the text and results, which have been obtained from other sources, are fully referenced. I understand that cheating and plagiarism constitute a breach of University regulations and will be dealt with accordingly.</p>			
Signature of the Student		Date	
Submission date stamp (by Examination & Assessment Section)			
Signature of the Course Leader and date		Signature of the Reviewer and date	

---

<b>Declaration Sheet .....</b>	<b>ii</b>
<b>Contents .....</b>	<b>iii</b>
Marking Scheme .....	4
 <b>Question No. 1 .....</b>	 <b>5</b>
1.1 Introduction to the functionality of the circuit .....	5
1.2 Circuit design using Logisim .....	6
1.3 Simulation of the designed circuit .....	11
1.4 Changes in the circuit if you had to implement it using only NAND gates .....	13
 <b>Question No. 2 .....</b>	 <b>17</b>
2.1 Introduction to the functionality of the circuit .....	17
This is a combinational circuit that generates 2's complement of a 4-bit input binary number. ....	17
2.2 Circuit design using Logisim .....	17
2.3 Simulation of the designed circuit.....	18
2.4 Changes in the circuit if you had to implement it using only XOR gates .....	19
 Bibliography.....	20

Faculty of Engineering and Technology			
Ramaiah University of Applied Sciences			
Department	Computer Science and Engineering	Programme	B. Tech. in CSE
Semester/Batch	3 <sup>rd</sup> Semester/2018		
Course Code	19CSC204A	Course Title	Logic Design
Course Leaders	Mr. Narasimha Murthy K. R. and Mr. V. Deepak		

Sections	Marking Scheme		Marks		
			Max Marks	First Examiner Marks	Moderator
Question 1					
	A	Introduction	01		
	B	Circuit Design	04		
	C	Simulation of Circuit	03		
	D	Circuit using NAND Gates	02		
	Question 1 Max Marks		10		
Question 2					
	A	Introduction	01		
	B	Circuit Design	03		
	C	Simulation of Circuit	02		
	D	Circuit using Ex-OR Gates	04		
	Question 2 Max Marks		10		

Course Marks Tabulation				
Component-1 (C) Assignment	First Examiner	Remarks	Moderator	Remarks
Question 1				
Question 2				
Marks (out of 20 )				
<div>Signature of First Examiner</div> <div>Signature of Moderator</div>				

**Solution to Question No. 1:****1.1 Introduction to the functionality of the circuit**

A calculator is a device that performs arithmetic operations on numbers. The simplest calculators can do only addition, subtraction, multiplication, and division.

We are taking two 2-bit binary number as input. And getting 4-bit binary numbers output.

From fig 1:

- $A = A1.A0$
- $B = B1.B0$

And 2-bit selector lines  $S1.S0$  choose which operations to perform.

Selector lines		operation
$S1$	$S0$	
0	0	addition
0	1	subtraction
1	0	multiplication
1	1	division

Fig 1 shows block diagram of adder, subtractor, multiplier and divider circuit.

Figure Number	Circuit Name	Inputs	Outputs
2	Adder	$A1, A0 \text{ --- } B1, B0$	$S3, S2, S1, S0$
3	Subtractor	$A1, A0 \text{ --- } B1, B0$	$D3, D2, D1, D0$
4	Multiplier	$A1, A0 \text{ --- } B1, B0$	$P3, P2, P1, P0$
5	Divider	$A1, A0 \text{ --- } B1, B0$	$Q1, Q0 \text{ --- } R1, R0$

## 1.2 Circuit design using Logisim




Figure 1 combined circuit for all the operations




Figure 2 adder circuit using basic gates




Figure 3 subtractor using basic gates






Figure 4 multiplier using basic gates




Figure 5 divider using basic gates

### 1.3 Simulation of the designed circuit

Adding  $A = 01$  and  $B = 11$ ,  $S = 00$  which is giving output  $S = 0100$ .




Figure 6 simulation of adder (adding 1 and 3)

Subtracting  $A = 01$  and  $B = 11$ ,  $S = 01$  which is giving output  $S = 1110$ .




Figure 7 simulation of subtractor (subtracting 1 and 3)

Multiplying  $A = 01$  and  $B = 11$ ,  $S = 10$  which is giving output  $S = 0011$ .




Figure 8 simulation of multiplying (multiplying 1 and 3)

Dividing  $A = 01$  and  $B = 11$ ,  $S = 11$  which is giving output  $Q = 00, R = 01$ .




Figure 9 simulation of divider (dividing 1 and 3)

#### 1.4 Changes in the circuit if you had to implement it using only NAND gates




Figure 10 adder circuit using NAND gates




Figure 11 subtractor circuit using NAND gates




Figure 12 multiplier circuit using NAND gates




Figure 13 divider circuit using NAND gates



Solution to Question No. 2:**2.1 Introduction to the functionality of the circuit**

This is a combinational circuit that generates 2's complement of a 4-bit input binary number. It takes  $A$  ( $A_3 A_2 A_1 A_0$ ) as input and gives  $Y$  ( $Y_3 Y_2 Y_1 Y_0$ ) which is 2's complement of  $A$  as output.

Equations:

- $Y_3 = \sim A_0 \sim A_1 \sim A_2 A_3 + A_2 \sim A_3 + A_1 \sim A_3 + A_0 \sim A_3$
- $Y_2 = \sim A_0 \sim A_1 A_2 + A_1 \sim A_2 + A_0 \sim A_2$
- $Y_1 = \sim A_0 A_1 + A_0 \sim A_1$
- $Y_0 = A_0$


**2.2 Circuit design using Logisim**

Figure 14 2's complement calculator using basic gates

## 2.3 Simulation of the designed circuit

In Fig 15,

We can see for  $A = 0110$  we are getting  $Y = 1010$ , which is the 2's complement of A.




Figure 15 simulating 2's complement calculator

## 2.4 Changes in the circuit if you had to implement it using only XOR gates




Figure 16 2's complement calculator using XOR gate only.

A0	A1	A2	A3	Y3	Y2	Y1	Y0
0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	0
0	0	1	0	1	1	0	0
0	0	1	1	0	1	0	0
0	1	0	0	1	1	1	0
0	1	0	1	0	1	1	0
0	1	1	0	1	0	1	0
0	1	1	1	0	0	1	0
1	0	0	0	1	1	1	1
1	0	0	1	0	1	1	1
1	0	1	0	1	0	1	1
1	0	1	1	0	0	1	1
1	1	0	0	1	1	0	1
1	1	0	1	0	1	0	1
1	1	1	0	1	0	0	1
1	1	1	1	0	0	0	1

Figure 17 truth table of 2's complement

- Class notes / ppts
- <https://circuit-diagramz.com/circuit-diagram-calculator-using-logic-gates/>
- [https://rosettacode.org/wiki/Four bit adder](https://rosettacode.org/wiki/Four_bit_adder)
- For Logisim files,
- Refer to: <https://github.com/subhendu17620/RUAS-sem-03/tree/master/LD%20lab/assignment/logisim%20files>