Different Forms of IR

Register Transfer Level (RTL)

The IR Code is at a lower level than the TARGET architecture

Example:

IR (RTL style):

reg1 := %fp + offset_x
reg2 := *reg1

Target:

LOAD [$\$fp+offset_x$],reg

Can accommodate different CPU architectures. Porting back-end is easier. Used in "gcc".

© Harry H. Porter, 2006

CS-322 Tiling

Different Forms of IR

The Intermediate Representation

• 3-Address Instructions

Linear sequence of operations

• Trees


Will use in "tiling" approach...


Similar to AST, but...

- Greater level of detail
- Closer to target (e.g., specific operations: **IADD**, **FADD**)

Variable addressing is explicit ($\$fp+offset_x$)

Indirections (to fetch R-Values) are explicit





Code Generation by Tiling

Assumption:

The Intermediate Representation is in tree-form.

Code Generation via Pattern Matching

Given: A Set of Rules

Pattern → **Target** Code

Approach: Match patterns against pieces of the tree.

Goal: Cover the entire tree with matches. (Every matched pattern will indicate what code to generate.)

© Harry H. Porter, 2006

CS-322 Tiling


Pattern	Replacement	Code Template		
+ reg num	reg	ADD reg,num,reg		
reg reg	reg	ADD reg,reg,reg		
* reg reg	reg	MUL reg,reg,reg		
teg num	reg	LOAD [reg+num],reg		
∳ reg	reg	LOAD [reg],reg		
num	reg	SET num,reg		


CS-322 Tiling

Pattern	Replacement	Co	ode Template	
:= reg reg	done	ST	reg,[reg]	
:= + reg	done	ST	reg,[reg+num]	
reg num				


© Harry H. Porter, 2006

CS-322 Tiling






CS-322 Tiling




© Harry H. Porter, 2006


10




© Harry H. Porter, 2006



















































24









© Harry H. Porter, 2006


26





CS-322 Tiling
















CS-322 Tiling



















Do a Post-Order Tree Traversal

ADD %fp,-4,r1 123,r2 SET %fp,-8,r3 ADD LOAD [r3],r4 ADD %fp,-12,r5 LOAD [r5],r6 SET 4,r7 MULT r6, r7, r8 r4, r8, r9 ADD LOAD [r9],r10

r2,r10,r11

r11,[r1]

Source Code:

x := 123 * a[i];

IR Code:

t1 := %fp + -4 t2 := %fp + -8 t3 := *t2 t4 := %fp + -12 t5 := *t4 t6 := t5 * 4 t7 := t3 + t6 t8 := *t7 t9 := 123 * t8 *t1 := t9


© Harry H. Porter, 2006


39

CS-322 Tiling

ADD

ST







Adding Costs to the Patterns


- Several ways to tile the tree.
- Want to choose the "best" tiling.
- Give each pattern a "cost".
 Based on the instructions to be generated.
 Some instructions may be more costly.
- The cost of tiling the entire tree? Sum all costs.


Goal:


Find the lowest-cost tiling.












































Instruction Scheduling

- Pick an order for the instructions
- Must respect the ordering constraints
- Some sequences may execute faster than others

© Harry H. Porter, 2006

59

CS-322 Tiling

Instruction Scheduling

- Pick an order for the instructions
- Must respect the ordering constraints
- Some sequences may execute faster than others

Example:

Operations that go to memory take a long time.

When a LOAD is executed...

The CPU will begin the next instruction before LOAD finishes When the CPU needs the operand

The CPU will "stall" (idle clock cycles inserted)

The Idea:

Execute the LOAD instruction a little sooner So the result is available when needed.

```
Example
      %fp,-4,r1
ADD
SET
      123,r2
      %fp,-8,r3
ADD
       [r3], r4
LOAD
                           -A LOAD is done here
      %fp,-12,r5
ADD
      [r5],r6
LOAD
                           The result is needed here
SET
      4,r7
      r6, r7, r8
MULT
      r4, r8, r9
ADD
      [r9],r10
LOAD
ADD
      r2, r10, r11
ST
      r11,[r1]
```

© Harry H. Porter, 2006

61

CS-322 Tiling

```
Example
ADD
       %fp,-4,r1
SET
       123,r2
       %fp,-8,r3
ADD
       [r3], r4
LOAD
ADD
       %fp,-12,r5
LOAD
       [r5],r6
                              Problem:
SET
       4,r7
                               The result of this LOAD is
MULT
       r6, r7, r8
                               needed in the next instruction
ADD
       r4, r8, r9
LOAD
       [r9],r10<sup>-</sup>
ADD
       r2, r10, r11
ST
       r11,[r1]
```

© Harry H. Porter, 2006

62

Example %fp,-4,r1 ADD SET 123,r2 -%fp,-8,r3 ADD **Note:** The result of this LOAD [r3],r4 instruction is not needed ADD %fp,-12,r5 until much later LOAD [r5],r6 SET 4,r7 r6, r7, r8 MULT ADD r4, r8, r9 [r9],r10 LOAD ADD r2,r10,r11 ST r11,[r1]

© Harry H. Porter, 2006

03

CS-322 Tiling

Example %fp,-4,r1 ADD %fp,-4,r1 ADD SET 123,r2 ADD %fp,-8,r3 %fp,-8,r3 [r3],r4 ADD LOAD [r3],r4 %fp,-12,r5 LOAD ADD ADD %fp,-12,r5 LOAD [r5],r6 SET LOAD [r5], r64,r7 SET 4,r7 MULT r6, r7, r8 r6, r7, r8 ADD r4, r8, r9 MULT ADD r4, r8, r9 LOAD [r9],r10 LOAD [r9],r10 SET 123,r2 ADD r2, r10, r11 ADD r2, r10, r11 r11,[r1] ST ST r11,[r1] Reorder the instructions!

64