# Power Intent Automation for Ultra Low Power Mixed-Signal SoC


Sai Sudarsan Chitrapu, Ruchi Shankar, Ankitha M, Penchal Kumar Gajula, Tejas Salunkhe, Lakshmanan Balasubramanian, **Gaurav Kumar Varshney** 

Texas Instruments (India) Pvt. Ltd.

### 1. Motivation & Problem Statement (1/2) Context

- Newly evolving embedded processing SoCs developed for applications like automotive and IoT are heavily power managed with complex functionality
- Power management (PM) information like power domain (PD) definition, level shifting, isolation, state retention and power switches is captured in a file called power intent (PI)
- PI can be specified in Common Power Format (CPF) or Unified Power Format (UPF)
- PI from here on represents PI written in CPF
- Tens of digital IPs, analog and mixed signal IPs, SoC top-level and verification test bench require PI
- High integration complexity due to multiple voltage, power, reset\* and clock\* domains > several hundred power modes

\*Not in scope of this paper



### 2. Motivation & Problem Statement (2/2) **Prior Art**


- SoC PI uses black box PI for MSIP<sup>[1]</sup>, adequate for driving backend implementation
- Detailed / Hierarchical PI view is required for enabling early DV<sup>[1]</sup>, Flat STA, faster debug of PI violation(s)
- Absence of PGIOs and PGIO driven ESD control connections in SoC PI, eventually defined downstream (Physical Design), results in late findings of incorrect domain mappings causing unprotected IOs under ESD events<sup>[2,3]</sup>
- SoC development involves four formal compile milestones and tens of integration iterations that require continuous PI modification
  - Takes about 2 to 3 man months
  - Significant manual effort to build SoC PI and multiple iterations as IPs and SoC RTL mature
  - Error prone due to manual intervention and hence impact design execution cycle for any late findings

	SoC PI Complexity		
SL.NO	CPF Construct	Count	
1	create_power_domain	100	
2	update_power_domain	100	
3	-shutoff_condition (for all create_power_domain) 70		
4	create_power_nets	50	
5	create_nominal_condition	50	
6	set_instance	20	
7	create_power_modes	20	
8	-domain_conditons (for all power_mode)	2000	
9	create_level_shifter_rule	100	
10	update_level_shifter_rule	100	
11	create_global_connection	350	
12	Manual coded lines for SoC PI	3000	

## 3. Proposed Solution<sub>(1/3)</sub>

- Automation: The time consuming and manually intensive process of PI development warrants an automation to generate correct by construct PI with RTL as key input
- Flavors of PI: Supports multiple flavors detailed and macro PI views generated automatically with same interface
- Hierarchical generation of PI: PI generated is hierarchical in nature generates intermediate PI which are used to generate final SoC PI
- Simple and efficient user interface: Easy and intuitive interface for specifying PI with minimum user inputs
- Adaptation: PI automatically adapts to RTL incremental updates without manual intervention, reducing manual effort and time consumption

#### 4. 4. Proposed Solution<sub>(2/3)</sub> – Automation Flow Generate PD names using Extract instance names Start extracted switch instance of PM and standard cells names (naming convention) and controls for switches Associate level RTL J Switch shifter sheet sheet instances with Standard 'to' (source) Extract suband 'from' IP instances Extract IP PI paths from (destination) Extract PDs, Logic cell design space and associated base populate excel Associate domains, net logic cell sheet voltage from IP PI instances sheet with a PD Power domain mapping IP PDs sheet with SoC PDs Power/ground net details-Fill CPF PM cells instantiated net equivalence Boundary ports PM cells Shorted domains rules



#### 6. Results and Conclusions

SI.No	Aspect	Conventional flow	Automated flow
1	Time required for initial SoC PI bring up	2-3 weeks	2-3 days, (86% reduction in manual effort and cycle time)
2	Iterations	PI adaptation per SoC RTL incremental updates is time consuming	PI automatically adapts to SoC RTL incremental updates
3	SoC PI views	Manual generation of different SoC PI flavors (with Black box PI for MSIP)	
4	Reliability	Error prone due to manual modifications	More reliable since tool extracts necessary information from RTI and IP PI
5	Prerequisite skills	architecture of SoC and IPs	<ul> <li>User only needs to input data in predefined fields in excel</li> <li>Agnostic to PI language 8 syntax</li> </ul>
6	Portability	Manually porting from CPF to UPF is very tedious and error prone	Pian in linnaid ind scrint int liPe
7	Schedule	<ul> <li>Significant effort is required to generate PI and manually align PI with design changes</li> <li>Repetitive iterations and late findings can affect time to market</li> </ul>	exhaustive PI with minimum user intervention, which easily adapts to changing design

