

Modify your tally counter to count up to (and including 19), i.e.,

00, 01, 02, ... , 18, 19, 00, 01, ...

and demonstrate on the fpga board.

Upload all modified .dig files to SUcourse at the end of the session. Submission can be done by just one member of the lab group.

