#### Digital Electronia - 18 EC BDCDEC.

#### Module-1

# Introduction to logic families:

- Logic Families: Logic Families indicate the type of logic circuit used in the IC.
- Basically there are two types of Semiconductor devices: Bipolar and Unipolar.

Ripolar devices: Renstors, Diodes & Transistors Unipolar devices: MosfET.

Types of logic families

Unipolar logica formity Bipolar Lope family Klon-Saturalia DCTL I2L DTL HTL TTL. Schott ky ECL


Characteristics of Digital Ics

- 1. speed of operation. 2. power distipation
- 3. Figure of Merit
- A. Wirsent and voltage parameters
- 5. Noise Immunity.
- 6. Fan out
- T. Fan-in
- 8. Power-supply reguirement
- 9. Operating temperature.

1. speed of operation (propagation Delays)

The speed of digital likewit is specified in terms of propagation delay time.

propagation delay of gette is the average transition delay time for the signal to propagate from input to output. It is measured in nanoseconds.



tphi > old does from Highto Low to High.

2. power Dissipation: This is the amount of power dissipated in the IC.

Every Ic needs a certein amount of electrical power to operate. VCC CTTL) and VDDC PADS).

Power distipation = Vcc x Icc Carg)

Icc carg) = (Icc # + Icc L)

It is measured in miliwatts.

3. Figure of menit: It is defined on the product of Speed and power.

Form = propagation delay x power distripation = (Ms) x (mw) = PJ (picojoulu).


4. current and voltage parameters.

VIH: High level ilp voltage: This is the minimum (min) ilp voltage which is recognised by the gate as logic 1.

VIL: Low-level ilp Voitage: This is the marinom (max) ilp voltage which is recognised by the gate as logic 0.

VOH: High level of p Voltage: This is the minimum voltage available at the output corresponding to logic 1.

VOL: low level of p Voltage: This is manimum Voltage available at the output corresponding to logic o.



IIH: High level ip wront: This is the minimum worked which must be supplied by addriving worked corresponding to logic i' level voltage.

III! Low-level app wrent! This is the minimum wrent which must be supplied by a driving source corresponding to logic's' level voltage.

TOH: High lever ofp wront! This is Marining wront which the gate can this is the marining for: low level ofp wront! This is the marining wrent: which the gate can this logic o'level.

5. Noise Immonity: The ilp and ofp Voltage levely gets affected by stray electric and magnetic frelds. Stray electric and magnetic frelds may induce unworted Voltages known or noise, on the connecting wires between logic circuits. This may cause the voltage at the ilp to a logic circuit to drop below VIH or rise above VIL and may produce underived operation. The circuit's ability to tolerate underived operation. The circuit's ability to tolerate noise immunity, a quantative measure of which is caused noise margin.

ì		
logic	1	logical
-	TVOH TVNH	
Not	wed H	Indeta
7679	e Val VNET VE	Gen mate
	1.0	
logic	co Han	logic o
(90 - )	costave	flovals.
0(p)	roltage	ab noly

VMH = High state Noise Margin = VOH (min) - VIH(min)

VNL = lowstate. Noise margh
= VIL (Mean) - VOL (Mean)

Olp voltage Longes requirements

6. Fan-out: It is defined as marinum number of standard logic input that an output can drive reliably. Fanout is only carred as Loading Factor.


T. Fan-In: It represents the number of inputs the logic gate can handle.

8. power supply Requirements: The supply voltages and the amount of power required by an Ic are important characteristics required to choose the power supply.


q. operating Temperature! The tem ronge for consumer > 0 to +70°c > Box industrial applications and for military -55°c to +25°c.

# Corrent source and worrent sink.

Logic families can be descubed according to how wrrent flows between the output g one logic circuit and the input of



Driving gate supplies (Sources) wrrent to load gate in High State




Driving gode receives (sinks) Wrrent from load gute in Low stare.

TTL-Transistor-Transistor Logic Families

- \* First Introduced in 1964 CTI)
  - 4 power autipation is lamw
  - \* Fair in & 6 and ferr-out & 10
  - + propagation delay of 5-15 hs.
  - \* It can perform many digital function and have adviced the most popularity.
  - # TTL Ics are given numerical durignation as 5400 and 7400 Series.
  - + The batic circuit & TTL with totempole output stage is NAND gate
    - \* Less noise immunity.


### \* A Baric two-ilp TTL Mand gate:



- \* The basic two ilp TTL hand gate is as Shown above, coursts of multiemitter npn transistor (Q) as the ilp stage.
- A The base collector junction of Q, and base-emitter jn of oz forms disde ANO gali.
- \* The Asmal Stage courists of a transistor inverter og.
- A It is also med that, Diode VBELOND = VBE (Sat) = 0-7 V, Vot = win voltage= 0.6v VBC (Sol) = VBC (Sol) = 0.5 V=VI Voltage across conducting disde = 0-74. VCE[Set) = 0.2V.
  - 4 condition 1: At least one input is Low. The emitter base junction & Q, corresponding to the ilp in the LOW state is forward biased making the Voltage at B, , VB, = 0.2+0.7 = 0.9 V. For bone collector junction of a, to be forward biased, and for a, & ag to be consucting, VB, is required to be at least 0.6+0.5+0.5=1.6v. Hence 023 Q3 au off.

Since By is OFF, ... Y= V(1) = Vcc.

- # The Speed of operation of a logic gate is also dependent upon the parasitic of p capacitance of a dependent upon the parasitic of p capacitance, is associated with the wising capacitance, and the ilp disale capacitance of the load gales, and the ilp disale capacitance of the collector-emitter capacitance of the collector at which this parasitic capacitance of the late at which this parasitic capacitance of the driving gate.
- It is desirable to have R3 be as small as possible while the olp is switching from its low to high value in order to have a small RC time constant, and have R3 be as large as possible when the gate have R3 be as large as possible when the gate is in its steady state with a low output in order to have low power dissipation. This is order to have low power dissipation. This is achieved by active pull up write thous as totem-pole output.



A two ilp TTL nand-gate with a totem-pole output is a shown above.

\* when both the ilps we high, the base emitter junction of Q is levere biased and Baye-wheeter junction of Q1 is forward biased. Hence Q2 and Of an forced into saturation and transistor Q is in inverted active mode. Since 92 is in saturation, the voltage at its collector is VCE 2 + VBEY (Sct) = 0.2 + 0.7 = 0.9 V. This is also the Voltage at the base of transistor Q3. Since transitor Qy is also in saturation, the voltage at the Cathode of diode D, 15 V(Ey(set) = 0.2 V. with a voltage difference of 0.9-02=0.7 V between the base of trops the bare of tr Q3 3 olp, there is insufficient force to support the bare-emitter drop of tras

and the diode drop of D, to allow current to flow through there two elements. Thus, tr Q3 and diode D, are in cut off, with tr Q4 in cut off, no current flow through the low-valued retistor R3. As a result, the objective of having ho power dissipation is achieved when the off the gate is low. However, tr Q4 is still of the gate is low. However, tr Q4 is still sinling current due to loads.

enither junction is forward biased & Base collector junction is reverse biased. : transition as off, with a off, there is no base when for and it turns off. Since there is no as collector writer, the voltage at as base will be large enough to forward-bias of and DI, will be large enough to forward-bias of and DI, so that as will analyte . . . of at x is high so that as