

## FET Biasing.

Graphical analysis is chosen to get accuracy as DC Analysis by mathematical approach turns out to be complicated because of non linear relationship between  $I_D$  &  $V_{GS}$ .

General relationships applied to dc analysis of FET amplifier are.

$$I_G \approx 0A.$$

$$\& I_D = I_S$$

For JFET's and depletion type MOSFET's Shockley's equation is applied.

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

For Enhancement type MOSFET,

$$I_D = k (V_{GS} - V_T)^2 \text{ is applicable.}$$

## Fixed Bias Configuration.

\* Both approaches are included for this Biasing arrangements for n-channel JFET.

1. Coupling capacitors are open circuited for DC Analysis.

For DC Analysis

$$I_G \approx 0A$$

$$\therefore V_{R_G} = I_G R_G = 0V.$$

The 0V drop across  $R_G$  permits replacing  $R_G$  by short circuit.

A circuit is redrawn considering above 2 points as shown in Fig 2.




Fig 1.

Apply KVL to the loop indicated in Fig 2.

$$-V_{GG} - V_{GS} = 0.$$

$$V_{GS} = -V_{GG} \quad \text{--- (1)}$$

Since  $V_{GS}$  is fixed by battery  $V_{GG}$  it is called "Fixed Bias Configuration".

&  $I_D$  is given by Shockley's Eqn as.

$$I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2 \quad \text{--- (2)}$$

The drain to source voltage of o/p can be determined by applying KVL as follows.

$$+V_{DS} + I_D R_D - V_{DD} = 0.$$

$$\boxed{V_{DS} = V_{DD} - I_D R_D} \quad \text{--- (3)}$$

$$V_S = 0V.$$

$$\therefore V_{DS} = V_D - V_S$$

$$\boxed{V_D = V_{DS}} \quad \text{--- (4)}$$



$$V_{GS} = V_G - V_S$$

$$\boxed{V_G = V_{GS}} \quad \text{--- (5)}$$

### Graphical Approach

From Shockley's Equation Transfer Curve can be plot for 4 points as follows i.e.


$V_{GS}$	$I_D$
0	$I_{DSS}$
$0.3 V_P$	$\frac{I_{DSS}}{2}$
$0.5 V_P$	$\frac{I_{DSS}}{4}$
$V_P$	0mA





To find Q-point on the fixed Bias configuration.

Draw a vertical line for  $V_{GS} = -V_{GG}$  (fixed) where ever it intersects the curve, the  $I_{DQ}$  point is taken which is found by drawing a horizontal line from Q-point to vertical  $I_D$  axis.



\* Determine the following for the n/w.

(1)  $V_{GSQ}$  (2)  $I_{DQ}$  (3)  $V_{DS}$  (4)  $V_D$  (5)  $V_G$  (6)  $V_S$

1.  $V_{GSQ} = -V_{GG} = -2V$


2.  $I_{DQ} = I_{DSS} \left( 1 + \frac{V_{GS}}{V_p} \right)^2$   
 $= 10mA \left( 1 - \frac{(-2V)}{-8V} \right)^2$   
 $= 5.625mA$

3.  $V_{DS} = V_{DD} - I_{DQ} R_D$   
 $= 4.75V$

4.  $V_D = V_{DS} = 4.75V$

5.  $V_G = V_{GS} = -2V$

6.  $V_S = 0V$



## Method to draw Transfer Curve

$$1. I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$= I_{DSS} \left(1 - \frac{V_P/2}{V_P}\right)^2 = I_{DSS} \left(1 - \frac{1}{2}\right)^2 \quad \left[\text{putting } V_{GS} = \frac{V_P}{2}\right]$$

$$I_D = I_{DSS} (0.25)$$

$$I_D = \frac{I_{DSS}}{4} \quad | \quad V_{GS} = V_P/2$$

$$2. \text{ Choose } I_D = I_{DSS}/2$$

$$\text{then } V_{GS} = V_P \left(1 - \sqrt{\frac{I_D}{I_{DSS}}}\right)$$


$$= V_P (1 - \sqrt{0.5})$$

$$V_{GS} = 0.3 V_P \quad | \quad I_D = I_{DSS}/2$$

$V_{GS}$	$I_D$
0	$I_{DSS}$
$0.3 V_P$	$I_{DSS}/2$
$0.5 V_P$	$I_{DSS}/4$
$V_P$	0 mA

1. Sketch the transfer curve defined by  $I_{DSS} = 12 \text{ mA}$  &  $V_P = -6 \text{ V}$ .

$V_{GS}$	$I_D$
0	$I_{DSS} = 12 \text{ mA}$
$V_P = -6 \text{ V}$	0 mA
$0.3 V_P = -1.8 \text{ V}$	6 mA
$0.5 V_P = -3 \text{ V}$	3 mA




This is for n-channel JFET.



## Self-Bias Configuration

1. For DC Analysis, capacitors are open ckted &  $I_q \approx 0A$  so  $R_q$  is replaced by short circuit.

The resulting n/w is shown in Fig (2).




2.  $I_S = I_D$  &  
 $V_{RS} = I_D R_S$ .

3. Applying KVL to o/p loop.

$$V_{GS} - V_{RS} = 0.$$

$$V_{GS} = -I_D R_S \quad \text{--- (1)}$$

So From Eqn (1) it is clear that  $V_{GS}$  is a function of o/p current  $I_D$  & is not fixed as for fixed bias configuration.



4. Now  $I_D$  is given by Schottley Eqn as

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$= I_{DSS} \left(1 - \frac{-I_D R_S}{V_P}\right)^2$$

$$I_D = I_{DSS} \left(1 + \frac{I_D R_S}{V_P}\right)^2$$

By expanding & rearranging terms, we obtain an Eqn of following form

$$I_D^2 + k_1 I_D + k_2 = 0 \quad \text{--- (2)}$$

This Quadratic Eqn can be solved to get appropriate solution for  $I_D$ .

5. Now Apply KVL to o/p circuit, we get

$$V_{RS} + V_{DS} + V_{RD} - V_{DD} = 0$$

$$V_{DS} = V_{DD} - I_S R_S - I_D R_D$$

$$V_{DS} = V_{DD} - I_D (R_S + R_D) \quad [I_S = I_D] \quad \text{--- (3)}$$

$$\& V_S = I_D R_S \quad - (4)$$

$$V_G = 0V. \quad - (5)$$

$$V_D = V_{DS} + V_S = V_{DD} - I_D R_D \quad - (6)$$

### Graphical Approach.

Step 1: Draw the transfer characteristics for below table &

$$\begin{array}{cc} V_{GS} & I_D \\ 0 & I_{DSS} \end{array}$$

$$\begin{array}{cc} V_{P/2} & I_{DSS}/4 \end{array}$$

$$\begin{array}{cc} V_P & 0 \end{array}$$

is shown in fig (3).

Step 2: Draw a line intersecting the transfer curve.

& Analysis is as shown below.

$$V_{GS} = -I_D R_S$$

Can be transformed into Eqn of st line

$$\text{as } I_D = \left( \frac{-1}{R_S} \right) V_{GS}$$

$$y = m x + c$$

[Note:  $x = V_{GS}$ ,  $y = I_D$ ,  $c = 0$ .

$$\text{Slope} = -1/R_S$$


When  $c=0$ , Eqn starts through the origin.]

If  $V_{GS} = 0V$  then  $I_D = 0A$  (origin)

If  $I_D = \frac{I_{DSS}}{2}$  then  $V_{GS} = \frac{-I_{DSS}}{R_S}$  Fixed.

Thus 2 points are obtained & a st line is drawn through the origin.]

→ wherever the straight line and the Transfer curve intersects gives the Q-point  $[V_{GSQ}, I_{DQ}]$ .





1. Determine the following for the network.

1.  $V_{GSQ}$  2.  $I_{DQ}$  3.  $V_{DS}$  4.  $V_S$  5.  $V_G$  6.  $V_D$

1.  $V_{GS} = -I_D R_S$

To find  $(V_{GSQ}, I_{DQ})$  from Graph.

Step 1: 1. Choose  $I_D = \frac{I_{DSS}}{2} = \frac{8\text{mA}}{2} = 4\text{mA}$


$V_{GS} = -4\text{V}$

2. Choose  $I_D = 0\text{A} \Rightarrow V_{GS} = 0\text{V}$

3. Choosing  $I_D = I_{DSS} = 8\text{mA}$

$V_{GS} = 8\text{V}$

St line is drawn with above 3 points.



Step 2: To draw Transfer Curve

$V_{GS}$   $I_D$

0 8mA

-3 2mA


-6 0

Points to be drawn on Graph.

From Graph Q-pt =  $V_{GSQ} = -2.6\text{V}$  &  $I_{DQ} = 2.6\text{mA}$

1.  $V_{GSQ} = -2.6\text{V}$

2.  $I_{DQ} = 2.6\text{mA}$



$$3. V_{DS} = V_{DD} - I_D (R_S + R_D)$$

$$= 8.82V$$

$$4. V_S = I_D R_S$$

$$= 2.6V$$

$$5. V_G = 0V$$

$$6. V_D = V_{DS} + V_S = 8.82 + 2.6 = 11.42V$$

$$\text{or } = V_{DD} - I_D R_D = 11.42V$$

2. Find the Q-pt for same, above n/w for  $R_S = 100\Omega$  &  $R_D = 10k\Omega$

## Role of Substrate

- usually connected to ground & ignored,
- In IC, to maintain the cutoff conditions usually connected to -ve power supply (NMOS) & +ve in PMOS.
- It results in severe wire & effects the device operation.
- It widens the depletion region; reduces the channel depth.
- effect of  $V_{SB}$  will result in change of  $V_t$ .

$$V_t = V_{t0} + \gamma \left[ \sqrt{2\phi_f + V_{SB}} - \sqrt{2\phi_f} \right]$$

$V_{t0} = V_t$  at  $V_{SB} = 0$ ,  $\phi_f \rightarrow$  a physical parameter with  $2\phi_f$  typically  $= 0.6V$ ,  $\gamma$  - fabrication process parameter

$$\gamma = \sqrt{2qN_A \epsilon_s} / C_{ox}$$

$q$  - electron charge  $= 1.6 \times 10^{-19} C$

$N_A$  - doping concentration of p-substrate

$\epsilon_s$  - permittivity of silicon  $= 11.7\epsilon_0 = 1.04 \times 10^{-12} F/cm$



$$\gamma = 0.4 \sqrt{V}$$

change in  $V_{SB} \rightarrow$  change  $V_t \rightarrow$  change in  $I_D \therefore$  Body  $V_{tg}$  controls  $I_D$ .

This phenomenon is called as body effect.

$\gamma \rightarrow$  body effect parameter.



Q no.	Description	Marks
	<p><u>Voltage Divider Bias Ckt</u></p>  <p>The voltage at the source of the JFET may be more positive than the voltage at the gate in order to keep the gate-source junction reverse biased. The source voltage is,</p> $V_s = I_D R_s$ <p>The gate voltage is set by resistors <math>R_1</math> &amp; <math>R_2</math> as expressed by the following eq<sup>n</sup> using the voltage divider formula.</p> $V_g = \left( \frac{R_2}{R_1 + R_2} \right) V_{DD}$ <p><u>DC Analysis.</u></p> <p>Applying KVL to the input ckt we get,</p> $V_g - V_{gs} - V_s = 0$ $\therefore V_{gs} = V_g - V_s$ $= V_g - I_D R_s$ 	

Q no.	Description	Marks
	<p>Applying KVL to the output ckt we get</p> $V_{DS} + I_D R_D + V_S - V_{DD} = 0$ $\therefore V_{DS} = V_{DD} - I_D R_D - I_D R_S$ $= V_{DD} - I_D (R_D + R_S)$ <p>The Q point of a Amplifier using the voltage divider is given by .</p> $I_{DQ} = I_{DSS} \left[ 1 - \frac{V_{GS}}{V_P} \right]^2$ $V_{DSQ} = V_{DD} - I_D (R_D + R_S)$ <p><math>I_{DSS} \rightarrow</math> (Referred as the drain current for zero bias) is the maximum current that flows through a FET transistor, which is when the gate voltage, <math>V_G</math>, supplied to the FET is 0V.</p>	