Module 5: - Sequential design

Topics


Introduction, Mealy and Moore models, State machine notation, Synchronous sequential circuit analysis and design.

Sequential design.

· Includes systematic analysis of simple sequential

The clocked synchronous sequential circuits have master clock which is connected simultaneously to the controlled clock input of all the flip flops in the memory block of the circuit.


The figure below shows the general configuration of a clocked synchronous sequential circuit input



There are two sequential models called.

- 1) Melay model.
- 2) Moore model.
- i) Melay model.


C.L-combinational logic S.L-sequential logic.



If x denoted the collective external input signal and Q the collective present state of the flipflop then the next state of the network denoted by $Q^{+} = f(x_{i}Q)$.

similarly if z is regarded as the collective output signals of the network then under the assumption that the output are the function of both input and present state.

(2) Moore model.



Identify the type of machine [Melay / Moore]

Melay model.

- · There are two states 'p'and 'Q'
- · When at state P

→ If the input is 1, it remains at state P and output is zero

→ If the input is 'O', it makes a transition to the State Q and the output is 'O'. Therefore transition to the state Q and the output is 'O'. Therefore

$$Q^{\dagger} = f(x,Q)$$

 $Z = f(x,Q)$
This is a melay model.

 $\begin{array}{c}
(2) \\
(A) \\
\hline
\times \\
(C/I) \\
(C/I$

Moore model.

Arralysis of sequential circuits.

· Combinational circuits are easy to analyse, we need to write boolean expression for the outputs and write the truth table.

· The operation of Sequential circuit is not quite apparent from the diagram


· We need to write the state diagram in order to understand the sequence of state for every clock pulse applied.

The procedure to analyse synchronous. circuit is as follows:

- · Identify the state variables [Flip flop 0/0]
- . Identify the flip flop type.
- · write the fliptlop input equations.
- · Construct K-map using flip flop equation.
- . Write the state diagram from state

transition table.


Analyse the following synchronous sequential




Soln () There are 3 state variable A, B, C.

- @ All are JK flip flop.
- (3) $J_A = Q_B$, $K_A = Q_B$. $J_B = Q_C$, $K_B = 1$ $J_C = \overline{Q_B}$, $K_C = 1$.
 - & K-map.


		2 V \$	KA	
BAB	g OO	01	11	13
80	0	1 2	1	0
ι	0,	1	113	D






State transition table. Decided from P.SSJR N.S P.S JA Q+ $Q_{\mathfrak{B}}$ Qc 0 1 0 0 0 O **O** . 0 0 0 ١ 0 1 O 0 0 401 0 0 0 1 O 0 Ο, Ø 1 Į 0 O 0 0 } .1 0 0 0 D O 0 O 1 0 0 0 0 0 0

State diagram



Analyze synchronous sequential circuit



Soin 1) There are 2 state variable

3 Both are D flip flop

(3)
$$D_1 = Q_2 \overline{x}$$


$$D_2 = \overline{x} Q_2 \overline{Q_1} + \overline{Q_1} \overline{Q_2} \overline{x}$$

$$= \overline{Q_1} (\overline{x} Q_2 + \overline{Q_2} \overline{x})$$

$$= \overline{Q_1} (Q_2 \overline{Q_2} \overline{x})$$

$$Z = Q_2 Q_1 = Q_1 Q_2$$


K-map.




State transition.

P. S		N-S		5	D ₂	2.	P	
Q,	Q2	*	₽,	Q ₂			i .	
0	0	0	0	0	0	Ð	0 /	
0	O	1	0	1	0	1	0	
0	Ţ	0	l	1.	١	١	0	
0	1	1	0	0	0 .	O	0	
l	O	O	0	0	0	Ö	0	
l	0	1	0	0	0	0	0	
1	١	0	1	0	١	0	1	
ſ	1	l	0	0,	0	0	1	

Moore model.



Realise the system represented by the following. State diagram using D-FF



Soln. In order to generate . 3 states, we require & flipflops.


State assignment.


Assuming
$$A = 00$$

 $B = 01$
 $c = 10$


Ps		NS					
ø,	02		Q,+	Q²	D,	D ₂	Z
0	0	Ö	0	0	Ó	O	1
o	0	1	0	. 1	0	Λ	O
0	1	0	,	0	(0	١
0	1	1	0	0	0	0	Ö
l	'n	0	0	0	0	0	0
		1	1	O	١ ،	Ö	1
l	9	١	×	×	×	×	×
1	1	0			×	×	×
1	1	1	×	×	, ,		1

K-map





Realise the System represented by the following State diagram using T-FF 1/2




Soln we use & flip flops for 3 states.


Assume
$$S_1 = 0.0$$


 $S_2 = 0.1$
 $S_3 = 1.0$


P. S.			N	J . S.		,	i e	
α;	Q, X		a, t Q, +		, T	T2	2	
0	0	0	0	v	0	0	0	
0	0	,	D	1	. 0	1	0	
p	١	O	0	0	0	1	0	
0	1	ī	1		<u>.</u>	- 1	0	
1	0	O	1	0	ю,	0	0	
1	0	ŧ	o	Ō	1	0	1	

K-map.










Realise the circuit diagram using JKflipflop




soin we use æflipflops for 4 states.


Assume: -


$$A = 00$$
 $B = 01$
 $C = 10$
 $D = 11$

140	-		F 7				۲		r
P. S		N.S.		1'-	· K:	.J2 K2		Z	
Q,	Q2	×	Q,+	Q2+	١ .				
0	0	0	0	0.	. 0	X	0	×	0
٥	O	ĭ	١	0	1	X	0	×	0
0	1	0	0	1	0	×	×	0	0
Ø	l	1	0	0	0	×	×	ţ	0
l	0	Ö	١	1	X	0	١	X	١.
١	0	١	1	0	X	D,	б	×	1 -
ſ	1	0	0	١	×	1	×	0	0
1	1	1	١	1 1	×	0	X	0	0 .


Kmap.







Analyse synchronous sequential circuit -



Soln nave . We used & flipflop.

. All are I Kflipflops.

$$\mathcal{I}_{B} = \overline{\mathcal{X}}$$

