


HDL Lab

B





Course Code: 18EC5DLHDL

➤ Credits: 02

COURSE OBJECTIVES:

- To describe the functionality of combinational and sequential circuits using HDL.
- Learn how to simulate, analyze the designed program.
- To know how to debug the written code.
- To justify the design on FPGA kit through implementation.
- To illustrate interfacing concepts using FPGA kit.
- To give an in-depth exposure to the various tools in Xilinx ISE.



Part A Software Programs

1	Write a HDL code to realize all the logic gates
2	Write a VHDL code to describe the functions of a Full Adder using three modelling styles.
3	Write a HDL program for the following combinational designs a. 2 to 4 decoder b. 8 to 3 (encoder without priority & with priority) c. 8 to 1 multiplexer d. 4 bit binary to gray converter Multiplexer, de-multiplexer, comparator
4	Develop the HDL code for the following flip-flops, a. SR Flip-Flop b. D Flip-Flop c. JK Flip-Flop

Write a model for 8bit ALU. ALU should use combinational logic to calculate an output based on the 3bit op-code input. ALU should decode the 3 bit op-code according to the given in example below. Opcode (2:0)

OPCODE ALU OPERATION

- i). A + B
- ii). A B
- iii). A Complement
- iv). A * B
- v). A AND B
- vi). A OR B
- vii). A NAND B
- viii). A XOR B



: 1.Design using Verilog


◆ RTL Development

2. Verification using Verilog

Test bench and Test case Development

3. Simulation and Debug


Simulation Tools: Xilinx/Modelsim/I Verilog





HDL

- Allows designers to talk about what the hardware does without actually designing the hardware
- In other words, HDLs helps to separate **behaviour** from **implementation** of functionality
- · HDLs are used for :
 - o Describing the concurrent behavior of hardware,
 - o Structural Modeling for cell libraries.
 - o Behavior modeling for procedural and sequential description of hardware
 - Developing stimulus generator and checkers and, at large for verification.
 - o Representing synthesized netlists (generated from RTL using symthesis tools)





Difference b/w Software Programming Language and Hardware Description Language

- Software Programming Language Language which can be translated into machine instructions and then executed on a computer to obtain the desired output.
- Hardware Description Language(HDL) Language with syntactic and semantic support for modelling the behaviour and structure of hardware.













```
//Verilog design in data flow model
module and_gate(
    input a,b,
```


output y); assign y = a & b;

endmodule

//TestBench

module tb and gate; reg A,B; wire Y;

and_gate a1 (.a(A) ,.b(B),.y(Y));



```
REC
    and_gate a1 (.a(A) ,.b(B),.y(Y));
    //Above style is connecting by name
    initial begin
        A = 1'b0;
        B = 1'b0;
        #45 $finish;
    end
    always #6 A =\simA;
    always #3 B =\simB;
    always @(Y)
    $display( "time =%0t \tINPUT VALUES: \t A=%b B =%b \t output value
endmodule
```

```
and1-Notepad
File EditorREC Help

) ,.b(B),.y(Y));
```

connecting by name

```
%Ot \tINPUT VALUES: \t A=%b B =%b \t output value Y =%b",$time,A,B,Y);
```

