




- Transfer a word of data from one processor register to another or to the ALU.
- Perform an arithmetic or a logic operation and store the result in a processor register.
- Fetch the contents of a given¹ memory location and load them into a processor register.
- Store a word of data from a processor register into a given memory location.

- Branch
- Load/store
- Register to register



Register Transfers



All operations and data transfers are controlled by the processor clock.




Figure 7.3. Input and output gating for one register bit.

- R3← [R1]+[R2]
- R1out,Yin

Zout,R3in

· R2out, select Y, Add ,Zin

Fetching a Word from Memory




- The response time of each memory access varies (cache miss, memory-mapped I/O,...).
- To accommodate this, the processor waits until it receives an indication that the requested operation has been completed (Memory-Function-Completed, MFC).
- Move (R1), R2
- > MAR ← [R1]
- > Start a Read operation on the memory bus
- > Wait for the MFC response from the memory
- > Load MDR from the memory bus
- > R2 ← [MDR]

- Riout,MARin,Read
- Modt, WATTH, Road
- MDRin,WMFC

MDRout,R2in

Execution of a Complete Instruction



- MAR← [R1]
- MDR←[R2]Request memory write
 - Wait for MFC signal





 Fetch the contents of the memory location pointed to by the PC. The contents of this location are loaded into the IR (fetch phase).

$$IR \leftarrow [[PC]]$$

 Assuming that the memory is byte addressable, increment the contents of the PC by 4 (fetch phase).

$$PC \leftarrow [PC] + 4$$

 Carry out the actions specified by the instruction in the IR (execution phase).