


- Move R2, (R1)
- R1out,MARin
- R2out,MDR,Write
- MDRout,WMFC
- <https://www.youtube.com/watch?v=94p9g0qhOSM>
- <https://slideplayer.com/slide/9377818/>
- <https://slideplaver.com/slide/4876238/>




Add (R3), R1 R3-1000 R1-30

1. Fetch the Instruction from memory -IR
2. Fetch the first operand from memory
3. perform addition operation
4. Load the result into R1

Control sequence

1. PCout, MARin, Read, Select4, Add, Zin
2. Zout, PCin, WMFC
3. MDRout, IRin
4. R3out, MARin, Read
5. R1out, Y, WMFC
6. MDRout, select Y, Add, Zin
7. Zout, R1in, End.

Control Sequence



Execution of Branch Instructions



- A branch instruction replaces the contents of PC with the branch target address, which is usually obtained by adding an offset X given in the branch instruction.
- The offset X is usually the difference between the branch target address and the address immediately following the branch instruction.
- Conditional branch

Execution of Branch Instructions



Step	Action
------	--------

- | | |
|---|--|
| 1 | PC_{out} , MAR_{in} , Read, Select4, Add, Z_{in} |
| 2 | Z_{out} , PC_{in} , Y_{in} , WMF C |
| 3 | MDR_{out} , IR_{in} |
| 4 | Offset-field-of- IR_{out} , Add, Z_{in} |
| 5 | Z_{out} , PC_{in} , End |
-

Figure 7.7. Control sequence for an unconditional branch instruction.

Execution of Branch Instructions



Step	Action
------	--------


- | | |
|---|--|
| 1 | PC_{out} , MAR_{in} , Read, Select4, Add, Z_{in} |
| 2 | Z_{out} , PC_{in} , Y_{in} , WMF C |
| 3 | MDR_{out} , IR_{in} |
| 4 | Offset-field-of-IR $_{out, 15}^{14}$, Add, Z_{in} |
| 5 | Z_{out} , PC_{in} , End |
-

Figure 7.7. Control sequence for an unconditional branch instruction.



Figure 7.2. Input and output gating for the registers in Figure 7.1.

A Complete Processor





Overview

- To execute instructions, the processor must have some means of generating the control signals needed in the proper sequence.
- Two categories: hardwired control and microprogrammed control
- Hardwired system can operate at high speed; but with little flexibility.

Control Unit Organization





Figure 7.10. Control unit organization.

Detailed Block Description





Generating Z_{in}

- $Z_{in} = T_1 + T_6 \cdot \text{ADD} + T_4 \cdot \text{BR} + \dots$





Figure 3.13: Generation of the Z_{in} control signal for the processor in Figure 3.4

Generating End



- $\text{End} = T_7 \cdot \text{ADD} + T_5 \cdot \text{BR} + (T_5 \cdot \text{N} + T_4 \cdot \overline{\text{N}}) \cdot \text{BRN} + \dots$



Overview

- Control signals are generated by a program similar to machine language programs.
- Control Word (CW); microroutine; microinstruction

Micro - instruction	..	PC _{in}	PC _{out}	MAR _{in}	Read	MDR _{out}	IR _{in}	Y _{in}	Select	Add	Z _{in}	Z _{out}	R1 _{out}	R1 _{in}	R3 _{out}	WMFC	End	:
1		0	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0	
2		1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	
3		0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	
4		0	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0	
5		0	0	0	0	0	0	1	0	0	0	0	1	0	0	1	0	
6		0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	
7		0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	

Figure 7.15 An example of microinstructions for Figure 7.6.