

51, -43 as signed 7-bit nos in binary format.

- a) Signed magnitude format (b) 1's complement format
c) 2's complement format.

	a	b	c
5	0,000101	0,000101	0,000101
-12	1,001100	1,110011	1,110100
14	0,001110	0,001110	0,001110
-10	1,001010	1,110101	1,110110
26	0,011010	0,011010	0,011010
-19	1,010011	1,101100	1,101101
51	0,110011	0,110011	0,110011
-43	1,101011	1,010100	1,010101
-2	1,000010	1,111101	1,111110

ADDITION & SUBTRACTION OF SIGNED NUMBERS

x_i	y_i	C_i	S_i	C_{i+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S_i = x_i \oplus y_i \oplus C_i$$

$$C_{i+1} = x_i y_i + x_i C_i + y_i C_i$$

The table above shows truth table for sum & carry-out functions for adding equally weighted bits x_i & y_i in 2 nos x & y .

$$\begin{array}{r} \text{Ext } x \\ + y \end{array} \Rightarrow \begin{array}{r} 7 \\ +6 \end{array} \Rightarrow \begin{array}{r} 0111 \\ 0110 \\ \hline 1101 \end{array}$$

$C_{i+1} \leftarrow 0101$

The logic expression for S_i can be implemented a 3 input Ex-or gate & C_{i+1} is implemented a 2-level AND-OR logic circuit.






Fig (a).




If it is required to add 2 'n'-bit nos, a cascaded connection of 'n' full-adder blocks is as shown below. Since the carry's must propagate or ripple through this cascade, the configuration is called n-bit RIPPLE CARRY ADDER.




(a) n-bit ripple carry add

4 bits
 $C_{n-1} \rightarrow 2(n-1) \text{ delay}$
 $S_n = 2(n-1) + 1$
 $C_n = 2n$
 $S_n = 7 \text{ bits}$
 $C_n = 2(n-1) + 2$
 $C_n = 4 \text{ bits delay}$




(b)



The n -bit address shown in fig (b) can be used to add 2's complement no X & Y where x_{n-1}, y_{n-1} bits represent the sign.

Overflow can occur only when the sign of the result is different i.e., when the signs of the 2 operands are same. It can be shown that overflow occurs when the carry bits C_n & C_{n-1} are different. Therefore, a simple circuit for detecting the overflow can be obtained by implementing the expression $C_n \oplus C_{n-1}$ with an Ex-or gate.

The logic circuit network shown below can be used to perform either addition or subtraction based on the value applied for 'Add/Sub' input control line.



The Add/Sub control input line is set to zero for addition applying the Y -vector unchanged to one of the address inputs along with a carry-in signal C_0 of 0. When Add/Sub line is set to 1, the Y -vector is 1's complemented by the Ex-or gates & C_0 is set to 1.

1, to complete the 2's complementation of y .
An Ex-or gate can be added to the $C_n \oplus C_{n-1}$ to detect the overflow condition i.e., $C_n \oplus C_{n-1}$.

* DESIGN OF FAST ADDERS

If a n -bit ripple carry adder is used in the ADD/SUB unit, it may have too much delay in developing its output, S_0, \dots, S_{n-1} & C_n . All the sum bits are available in $2n$ delays including the delay through the gate on the y -input.

The final carry C_n is available after $2n$ delays.

* DESIGN OF CARRY-LOOK AHEAD ADDER:-

A fast adder must speed-up the generation of carry signals. The logic expression for S_i (Sum C_{i+1} (carry-out) of the i th stage is given by


$$S_i = x_i \oplus y_i \oplus C_i$$

$$C_{i+1} = x_i y_i + x_i C_i + y_i C_i$$

$$= x_i y_i + C_i (x_i + y_i)$$

$$C_{i+1} = g_i + C_i P_i$$

where $g_i = x_i y_i$
 $P_i = x_i + y_i$



All G_i & P_i functions can be formed independently in parallel in one logic-gate delay after x & y vectors are applied to the inputs of n -bit adder.

The realization is as shown above which is known as Basic cell - B which can be used in each stage.

Consider the design of 4-bit adder. The Carries can be implemented as follows:

$$C_1 = g_0 + C_0 P_0$$

$$C_2 = g_1 + P_1 g_0 + P_1 P_0 C_0 = g_1 + C_1 P_1$$

$$C_3 = g_2 + P_2 g_1 + P_2 P_1 g_0 + P_2 P_1 P_0 C_0 = g_2 + C_2 P_2$$

$$C_4 = g_3 + P_3 g_2 + P_3 P_2 g_1 + P_3 P_2 P_1 g_0 + P_3 P_2 P_1 P_0 C_0 = g_3 + C_3 P_3$$

To generate any carry,


1 gate delay for all P_i & G_i

+ 2 gate delay for C_i

= 3 gate delay

∴

$$C_{i+1} = g_i + C_i P_i$$




for sum
 $= x_i \oplus y_i \oplus C_i$
 \downarrow
 2 gate
 $= 4$ gate delay

Totally for 4-bit CLA

$$S_3 = 7 \text{ gate delays}$$

$$C_4 = 8 \text{ gate delay}$$

* ASSIGNMENT: 16-bit & 32-bit CLA Adder.



16-bit CLA Adder