

Need of FSM

- Any digital design consists of two parts:
 - Data part :
 - · Responsible for the processing of data.
 - The processing is done through some blocks such as (full adder, digital filter, decoder,...)
 - Control part
 - Describes how and when these blocks will communicate with each other.
 - Control part is generally described using a FSM(Finite State Machine).





Moore state Machine




Features:


- · State machine outputs are dependent only on the present state
- · Output vector (Y) is function of the state vector (S)
- · Outputs don't react immediately to input change.

Advantage:


- Moore machines effectively filter out transients.
- It can be used to eliminate race conditions when inputs are unfiltered.



Sequence-11



reset	input	current state	next state	Output (z)
1	-	-	Α	
0	0	A	A	0
0	1	Α	В	0
0	0	В	A	0
0	1	В	C	1
0	0	C	A	0




reset	input	current state	next state	Output (z)
1	-	-	Α	
0	0	A	A	0
0	1	A	В	0
0	o	В	A	0
0	1	В	В	1

MADHURA R

Moore Sequential Machine

```
module state machine moore(clk, reset, in, out);
parameter zero=0, one1=1, two1s=2;
output out; input clk, reset, in;
reg out; reg [1:0] state, next state;
// Implement the state register
always @(posedge clk or posedge reset) begin
 if (reset)
  state <= zero;
 else
  state <= next_state;
 end
always @(state or in) begin
 case (state)
```



RAR

zero: begin //last input was a zero out = 0;

```
if (reset)
                           state <= zero;
                          else
                           state <= next_state;
                          end
                         always @(state or in) begin
                          case (state)
                           zero: begin //last input was a zero out = 0;
                          if (in)
                            next_state=one1;
                           else
                            next_state=zero;
                           end
                           one1: begin //we've seen one 1 out = 0;
URA R
                           if (in)
                            next_state=two1s;
```

English (India)

```
next_state=zero;
 endcase
end
// output logic
always @(state) begin
case (state)
 zero: out <= 0;
  one1: out <= 0;
  two1s: out <= 1
 default : out <= 0;
 endcase
end
endmodule
```

Test Bench

```
Test Bench
'timescale 1ns/1ps
'include "state machine moore.v"
module state machine moore tb;
reg clk, reset, in;
 wire out;
 // instantiate state machine
 state machine moore DUT (clk, reset, in, out);
 initial
 forever #5 clk = "clk;
```

h (India)

```
initial begin
reset = 1'b1;
clk = 1'b0;
in = 0;
#6;
reset = 1'b0;
for (j=0; j< 10; j=i+1) begin
  @(negedge clk); #1;
  in = Srandom;
  if (out == 1'b1)
   Sdisplay ("PASS: Sequence 11 detected \n");
  end
  #50;
```

Sfinish;

```
reset = 1'b1;
  clk = 1'b0;
  in = 0;
  #6;
  reset = 1'b0;
  for ( j=0; j< 10; j=i+1) begin
   @(negedge clk); #1;
   in = $random;
    if (out == 1'b1)
     $display ("PASS: Sequence 11 detected \n");
    end
    #50;
   $finish;
 end
endmodule
```

```
Test Bench
'timescale 1ns/1ps
'include "state machine moore.v"
module state machine moore tb;
reg clk, reset, in;
 wire out;
 // instantiate state machine
 state machine moore DUT (clk, reset, in, out);
 initial
 forever #5 clk = "clk;
```

h (India)

```
initial begin
reset = 1'b1;
clk = 1'b0;
in = 0;
#6;
reset = 1'b0;
for (j=0; j< 10; j=i+1) begin
  @(negedge clk); #1;
  in = Srandom;
  if (out == 1'b1)
   Sdisplay ("PASS: Sequence 11 detected \n");
  end
  #50;
```

Sfinish;

```
reset = 1'b1;
  clk = 1'b0;
  in = 0;
  #6;
  reset = 1'b0;
  for ( j=0; j< 10; j=i+1) begin
   @(negedge clk); #1;
   in = $random;
    if (out == 1'b1)
     $display ("PASS: Sequence 11 detected \n");
    end
    #50;
   $finish;
 end
endmodule
```


```
end
endmodule
 //Test Bench
 'timescale lns/lps
 // include "state_machine_moore.v"
module state_machine_moore_tb ;
   reg clk, reset, in;
   wire out;
 integer i:
   // instantiate state machine
   state_machine_moore DUT (clk, reset, in, out);
   initial
     forever #5 clk = ~clk;
    initial begin
     reset = 1'bl:
     clk = 1'b0;
     in = 0:
     #6:
     reset = 1'b0:
     for ( i=0; i< 10; i=i+1)
  begin
        @(negedge clk); #1;
        in = Srandom;
         if (out -- 1'bl)
           Sdisplay ("PASS : Sequence II detected \n");
         end:
         #50:
        ofinish:
   end
 endmodule
```

ADHURA R

II meet.google.com is sharing your screen.

Stop sharing

Hide



Mealy state Machine

```
module state machine mealy (clk, reset, in, out);
        input clk, reset, in;
                                                                                   zero
        output out;
        reg out, state, next state;
        parameter zero=0, one=1;
                                                                              0/0
       //Implement the state register
       always@(posedge clk, posedge reset) begin
        If (reset)
                                                                        1/1
         state <= zero;
        else
          state <= next_state;
       End
always @(in or state)
 case (state)
 zero: begin
 // last input was a zero
  out=0;
  if (in)
   next_state_
                  meet.google.com is sharing your screen.
                                                       Stop sharing
                                                                      Hide
  else
```

```
input clk, reset, in;
                                                                                   zero
        output out;
        reg out, state, next state;
        parameter zero=0, one=1;
                                                                              0/0
       //Implement the state register
       always@(posedge clk, posedge reset) begin
        if (reset)
                                                                        1/1
         state <= zero;
        else
          state <= next_state;
       End
always @(in or state)
 case (state)
 zero: begin
 /Llast input was a zero
  out=0;
  if (in)
   next_state = one;
   next_state = zero;
                II meet.google.com is sharing your screen.
                                                       Stop sharing
                                                                     Hide
```

```
forever #5 clk = "clk;
initial begin
reset = 1'b1;
clk = 1'b0;
 in = 0;
 #6;
 reset = 1'b0;
 for (integer j=0; j< 10; j=i+1) begin
  @(negedge clk); #1;
  in = $random;
  if (out = 1'b1)
  $display ("PASS: Sequence 11 detected j=%q\n", j);
  end
  #50;
  Sfinish;
end
```

