Structural Description

* Highlights of Structural Description:

· structured description simulates the system by describing it's logical components.

The components can be gate level such as And gates, or gates or NoT gates or NoT gates or the components can be in a higher logical level such as register transfer level (RTL) or processor level.

- description rather than behavioral description for systems that required a specific design.
- · All the statements in structured description
- A major difference beto VHDL & verilog structural description is the availability of components to the user.

+ organization of The Structural

- · In the VHDL description the structural code has two parts. declaration and instantiation.
- · In declaration all of the different types of composents are declared. For es.

component 200 2
Port (II, I2: in Std-Logic; 01: out
Std-logic);
end component;

- or, xor etc). additional information should be given to the simulator.
- · It system has two or more identical components only one declaration is needed.
- The instantiation part of the code maps the generic inputs/outputs to the actual inputs/outputs of the system.

for eg.

XI: 2025 bostowab (a, p'ens);

maps input a to ilp I, of x052, input b to input I2 of x052 & op sum to olp 0, of x052.

- This mapping means that the logic relationship between a, b & sum is same as II, I2 & 01.
- · structural description statements are concurrent a are driven by events. This means that their execution depends on events not on the order that the statements are placed in the module.

* VHDL Structural Description:

Library ieee;

Use jeee. std_logic-1164-all;

estity systems is

Port ca, b: in std_logic;

Surm, cout: out std_logic;

end system;

architecture stru-arch of systems is

Port(II, Iz: in std_logic; OI: out std_logic; end component; Component and 2

> Port (II, Iz: in std-logic; O1: out std-logic); end correspondent; begin

.. start of instantiation statements. x025 bost was (or p'enss); and 2 Port map (a, b, cout); end stru-arch. * verilog structural Description: module system (a, b, sum, cout); input a, b; output surs, cout; 202 XI (Suron, a, b); /* x1 is an optional identifier; it can be ornitted.*/ and as (cout, a, b); /x a1 is optional identifier; it can be ossitted. */ endonodule de la companya del companya de la companya de la companya del companya de la companya * Verilog built in gates:-NOT buf 205 News and

VHDL Half adder description:-

Library ieee; Use ieee. Std-logic-1164-all; entity 2022 is Post (II, I2: in std-logic; 01: out std_logsc); end 2002; architecture 2025 - cruch of 2025 is begin 01 (Z II X0 T2; end 2002; library ieee, use ieee-etd-logic-1164-all; entity and is Port (II, Iz: in std-logic, bombre 01; out std_log; c); end and 2; architecture and 2 arch of and 2 is begin OIK= In and Iz; end and 2 arch; library ieee; Use i eee. std-logic-1164.all;

entity harf-adder is Port (a, b: in std-logic: s, c: out std-logic); end haif adder; architecture HA-arch of harf-adderis composest 2002 Port (II, IZ: in std-logic; 01; out std_1087c); end composest. component and 2 POST (II, IZ; is Std-108; C; 01: out 5td-logic); end composent; begin x1: 2002 post map (a,b,5); A1: and2 post mar (a, b, c); end MA-arch; * resilog Half Adder Description:module harf-add (a,b,S,C); input a, b; outputs, c; 208 (5, a, b), * write verilog codes for got and gates. and (c, a, b);

endonodule

- * Binding:
- Binding in HDL is common practice.

 Binding (linking) segment in HDL code

 to segment 2 makes all information

 in segment 2 visible to segment.
- * Binding beto Entity and Architecture

entity one is

Port (II, Iz: in std-logic;

o1: out std-logic;

end one;

architecture A of one is

signal s: std-logic;

end A;

architecture B of one is

signal x: std-logic;

cond B;

· architecture A is bound to entity one through the predefined word of. Also architecture B is bound to entity one through predefined word of.

- in both architecture A & B.
- · Architecture A is not bound to B hence signal s is not recognized in wachitecture B. likewise Signal x is not recognized in architecture A.
- * Binding beto Entity & component in

entity orgate is

Port (II, Iz: is std-logic;

end orgate;

dochitecture or-datafrow of orgate is begin

01 (= I1 08 I2)

end or-dataflow;

entity stateon is

Port (x, y, Z: in std-logic;

v: out std-logic-rector (3 downtoo); end system;

architecture System - str of system is

Port (II, Iz: in std-logic;

Oi: std-logic).

ENY cossbossest?

pedia

end system - str;

- estity orgate boos it has same name architecture or-dataflow is bound to estity orgate by of:
 - · All the information in the entity is now visible to the component.
- * Bioding between Library & Module in

library ieee;
use receisted logic-1164.all;
entity system is
Port (II, Iz: in std-logic:

01: out std-logic-vector (3 downto 0)

end system;

signal s: std-logic;

end li-bound;

- IEEE is the name of library,

 Use is a predefined word & ieee-std-logic

 -1164-all refers to part of library.
- . If we don't write 1st two statements in code the standard-logic cannot be used.
- · Libraries can also be generated by the user.
- * Binding Between two modules in Verilog

module one (01,02, a,b);

input (1:0] a;

input (1:0] b;

output [1:0] o1,02;

two MO (01 [0], 02[0], a[0], b[0]);

two M1 (01(1], 02[1], a[1], b[1]);

end module

module two (51,52, a1, bi);

input a1;

input b1;

output 51, 52;

xor (51, a1, b1);

end module

and (52, a1, b1);

The productment was no conces, exces, exces, exces, exces, excess, written in module one binds module twe to module one. · OICO] to the oir of two is NOR Bate with acos & boos as the inputs 02 CIJ is the output of a two imput AMD gate with a [1] & bi[i] as impute