

Structural Description

* Highlights of Structural Description:-

- structural description simulates the system by describing its logical components.

The components can be gate level such as AND gates, OR gates or NOT gates or the components can be in a higher logical level such as register transfer level (RTL) or processor level.

- It is more convenient to use structural description rather than behavioral description for systems that required a specific design.
- All the statements in structural description are concurrent.
- A major difference between VHDL & Verilog structural description is the availability of components to the user.

* Organization of The Structural Description:-

- In the VHDL description the structural code has two parts. declaration and instantiation.
- In declaration all of the different types of components are declared. for eg.

```
component xor2  
  port ( I1, I2 : in std-logic ; O1 : out  
         std-logic );  
end component;
```

- To specify the type of component (eg. AND, OR, XOR etc). additional information should be given to the simulator.
- If system has two or more identical components only one declaration is needed.
- The instantiation part of the code maps the generic inputs/outputs to the actual inputs/outputs of the system.

for eg.

```
X1: xor2 portmap (a, b, sum);
```

maps input a to i/p I₁ of xor2, input b to input I₂ of xor2 & o/p sum to o/p O₁ of xor2.

• This mapping means that the logic relationship between a, b & sum is same as I_1, I_2 & O_1 .

• structural description statements are concurrent & are driven by events. This means that their execution depends on events not on the order that the statements are placed in the module.

* VHDL structural Description:-

```
Library ieee;
```

```
use ieee.std-logic-1164.all;
```

```
entity system is
```

```
    port (a, b: in std-logic;
```

```
          sum, cout: out std-logic);
```

```
end system;
```

```
architecture stru-arch of system is
```

```
    component xor2
```

```
        port (I1, I2: in std-logic;
```

```
              O1: out std-logic);
```

```
    end component;
```

```
    component and2
```

```
        port (I1, I2: in std-logic;
```

```
              O1: out std-logic);
```

```
    end component;
```

```
begin
```

-- start of instantiation statements.

x1: xor2 port map (a, b, sum);

A1: and2 port map (a, b, cout);

end struct-arch;

* Verilog Structural Description :-

```
module system(a, b, sum, cout);
```

```
  input a, b;
```

```
  output sum, cout;
```

```
  xor x1 (sum, a, b);
```

/* x1 is an optional identifier; it can be omitted. */

```
  and a1 (cout, a, b);
```

/* a1 is optional identifier; it can be omitted. */

```
endmodule
```

* Verilog built in gates :-




buf




NOT



xor



or




and



nand



xnor



nor

* Structural description of Half adder:-

VHDL Half adder description:-

```
Library ieee;
```

```
use ieee.std-logic-1164.all;
```

```
entity xor2 is
```

```
port (I1, I2: in std-logic;
```

```
o1: out std-logic);
```

```
end xor2;
```

```
architecture xor2_arch of xor2 is
```

```
begin
```

```
o1 <= I1 xor I2;
```

```
end xor2;
```

```
library ieee;
```

```
use ieee.std-logic-1164.all;
```

```
entity and2 is
```

```
port (I1, I2: in std-logic;
```

```
o1: out std-logic);
```

```
end and2;
```

```
architecture and2_arch of and2 is
```

```
begin
```

```
o1 <= I1 and I2;
```

```
end and2_arch;
```

```
library ieee;
```

```
use ieee.std-logic-1164.all;
```

entity half-adder is

```
Port (a, b : in std_logic;  
      s, c : out std_logic);
```

```
end half_adder;
```

architecture HA-arch of half-adder is

```
component xor2
```

```
Port (I1, I2 : in std_logic;  
      O1 : out std_logic);
```

```
end component;
```

```
component and2
```

```
Port (I1, I2 : in std_logic;  
      O1 : out std_logic);
```

```
end component;
```

```
begin
```

```
X1: xor2 Port map (a, b, s);
```

```
A1: and2 Port map (a, b, c);
```

```
end HA-arch;
```

* verilog Half Adder Description:-

```
module half-add (a, b, s, c);
```

```
input a, b;
```

```
output s, c;
```

```
xor (s, a, b);
```

```
and (c, a, b);
```

```
endmodule
```

* write verilog codes for
~~xor & and~~ gates.

* Binding:-

- Binding in HDL is common practice. Binding (linking) segment1 in HDL code to segment2 makes all information in segment2 visible to segment1.

* Binding betⁿ Entity and Architecture in VHDL :-

```
entity one is
  port ( I1, I2 : in std-logic;
         O1 : out std-logic);
end one;
```

architecture A of one is

```
  signal S : std-logic;
```

```
  ----
```

```
end A;
```

architecture B of one is

```
  signal X : std-logic;
```

```
  ----
```

```
end B;
```

- architecture A is bound to entity one through the predefined word of. Also architecture B is bound to entity one through predefined word of.

- Accordingly $I_1, I_2 \in O1$ can be used in both architecture A & B.
- Architecture A is not bound to B hence signal s is not recognized in architecture B. likewise signal x is not recognized in architecture A.

* Binding betⁿ Entity & Component in VHDL :-

entity orgate is

```
Port ( I1, I2 : in std-logic;
       O1 : out std-logic);
```

end orgate;

architecture or-dataflow of orgate is
begin

```
O1 <= I1 or I2;
```

```
end or-dataflow;
```

entity system is

```
Port ( x, y, z : in std-logic;
```

```
      r : out std-logic-vector (3 downto 0);
```

```
end system;
```

architecture System - str of system is
component orgate

```
Port ( I1, I2 : in std-logic;
```

```
      O1 : std-logic);
```

```
end component;
```


begin

orgate port map (x, y, zco);

.....

end system_str;

- The component orgate is bound to the entity orgate bcoz it has same name. architecture or-dataflow is bound to entity orgate by 'of'.
- All the information in the entity is now visible to the component.

* Binding between Library & Module in VHDL:-

library ieee;

use ieee.std-logic-1164.all;

entity system is

port (I1, I2 : in std-logic;

o1 : out std-logic-vector (3 downto 0);

end system;

architecture li-bound of system is
signal s : std-logic;

.....

end li-bound;

* Library is a predefined word,
IEEE is the name of library,
use is a predefined word & ieee-std-logic-
-1164.all refers to part of library.

- If we don't write 1st two statements in code the standard-logic cannot be used.
- Libraries can also be generated by the user.

* Binding Between two modules in Verilog

```
module one (o1, o2, a, b);  
    input [1:0] a;  
    input [1:0] b;  
    output [1:0] o1, o2;  
    two m0 (o1 [0], o2 [0], a [0], b [0]);  
    two m1 (o1 [1], o2 [1], a [1], b [1]);  
endmodule
```

```
module two (s1, s2, a1, b1);  
    input a1;  
    input b1;  
    output s1, s2;  
    xor (s1, a1, b1);  
    and (s2, a1, b1);  
endmodule
```


- The statement `two mo(o1co), o2co, ac0, bc0` written in module one binds module two to module one.

- `o1co` is the o/p of two input NOR gate with `ac0` & `bc0` as the inputs

- `o2co` is the output of a two input AND gate with `a[1]` & `b[1]` as inputs