
ENCODING OF MACHINE INSTRUCTIONS


- To be executed in a processor, an instruction must be encoded in a binary-pattern. Such encoded instructions are referred to as Machine Instructions.
- The instructions that use symbolic-names and acronyms are called assembly language instructions.
- We have seen instructions that perform operations such as add, subtract, move, shift, rotate, and branch. These instructions may use operands of different sizes, such as 32-bit and 8-bit numbers.
- Let us examine some typical cases. The instruction
- Add R1, R2; Has to specify the registers R1 and R2, in addition to the OP code. If the processor
 has 16 registers, then four bits are needed to identify each register. Additional bits are needed to
 indicate that the Register addressing-mode is used for each operand.
- · The instruction
- Move 24(RO), R5
 ;Requires 16 bits to denote the OP code and the two registers, and some bits to express that the source operand uses the Index addressing mode and that the index value is 24.












ADD R1,R2




REPRESENTATION OF NUMBERS

- FIXED POINT NUMBERS
- 31.=00110001.
- _T51.=01010001.
- 0.31=.00110001
- 0.51=.01010001
- SIGNED(NEGATIVE NUMBERS) & UNSIGNED INTEGER(+VE NUMBERS)
- SIGNED MAGNITUDE REPRESENTATION
- ➤ 1'S COMPLEMENT
- 2'S COMPLEMENT
- FLOATING POINT NUMBERS





Sign and magnitude







- ➤ High order bit is sign: 0 = positive (or zero), 1 = negative
- Three low order bits is the magnitude:

- Number range for n bits = (+/-) 2ⁿ⁻¹-1.
- Two representations for

B7	B6	B5	B4	В3	B2	B1	ВО	
SIGN	MAGNITUDE							

MAGNITUDE

```
+6=0,000 0110
```

-14=1,000 1110

+24=0,001 1000

-64=1,100 0000

+VE

MIN num is 0,000 0000

Max num is 0,111 1111=+127

Max -ve number is 1,111 1111=-127









- 2 representation of 0
- +0=0,000 0000
- · -0=1,000 0000



Two's complement









- +6→0,00110
- -9→1,10110
- 1,11100 \rightarrow 1's comp \rightarrow 0,00011₁





	_	IICK C	o dad	CICIC	
(a)	+ 0011	(+2) (+3)	(b)	+ 1010	(+4) (-6)
	0101	(+5)		1110	(-2)
(c)	+ 1110	(-5) (-2)	(d)	+ 1101	(+7) (-3)
	1001	(-7)		0100	(+4)
(e)	1101 - 1001	(-3) (-7)	\Rightarrow	+ 0111	
				0100	(+4)
(f)	0010 - 0100	(+2) (+4)	\Rightarrow	0010 + 1100	
				1110	(-2)
(g)	0110 - 0011	(+6) (+3)	\Rightarrow	0110 + 1101	
		14		0011	(+3)
(h)	1001 - 1011	(-7) (-5)	\Rightarrow	+ 0101	
				1110	(-2)
(i)	1001 - 0001	(-7) (+1)	\Rightarrow	1001 +1111	
				1000	(-8)
(i)	- 1101	(+2) (-3)	\Rightarrow	+ 0011	
				0101	(+5)

Figure 1.6

2's-complement Add and Subtract operations.





OVERFLOW IN INTEGER ARITHMETIC

- When result of an arithmetic operation is outside the representable-range, an arithmetic overflow
- is said to occur.
- For example: If we add two numbers +7 and +4, then the output sum S is 1011(ß0111+0100), which is the code for -5, an incorrect result.
- An overflow occurs in following 2 cases
- Overflow can occur only when adding two numbers that have the same sign.
- The carry-out signal from the sign-bit position is not a sufficient indicator of overflow when adding signed numbers.

