
n-bit subtractor

- •Recall X Y is equivalent to adding 2's complement of Y to X.
- •2's complement is equivalent to 1's complement + 1.
- $\bullet X Y = X + Y + 1$
- •2's complement of positive and negative numbers is computed similarly.




Manasa R





n-bit adder/subtractor (contd..)







Detecting overflows

- Overflows can only occur when the sign of the two operands is the same.
- Overflow occurs if the sign of the result is different from the sign of the operands.
- Recall that the MSB represents the sign.
 - x_{n-1} , y_{n-1} , s_{n-1} represent the sign of operand x, operand y and result s respectively.
- Circuit to detect overflow can be implemented by the following logic expressions:

$$Overflow = x_{n-1}y_{n-1}\overline{s}_{n-1} + \overline{x}_{n-1}\overline{y}_{n-1}s_{n-1}$$


$$Overflow = c_n \oplus c_{n-1}$$





Computing the add time (contd..)

Cascade of 4 Full Adders, or a 4-bit adder



- • s_0 available after 1 gate delays, c_1 available after 2 gate delays.
- • s_1 available after 3 gate delays, c_2 available after 4 gate delays.
- • s_2 available after 5 gate delays, c_3 available after 6 gate delays.
- • s_3 available after 7 gate delays, c_4 available after 8 gate delays.

For an n-bit adder, s_{n-1} is available after 2n-1 gate delays c_n is available after 2n gate delays.





Fast addition

Recall the equations:

$$s_i = x_i \oplus y_i \oplus c_i$$
$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

Second equation can be written as:

$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$

We can write:

$$c_{i+1} = G_i + P_i c_i$$

where $G_i = x_i y_i$ and $P_i = x_i + y_i$

- $ullet G_i$ is called generate function and P_i is called propagate function
- • G_i and P_i are computed only from x_i and y_i and not c_i , thus they can be computed in one gate delay after X and Y are applied to the inputs of an n-bit adder.





Carry-lookahead adder

