



```
ModelSim PE Student Edition 10.4a
C:/Modeltech_pe_edu_10.4a/examples/verilog_01/and_example.v (/tb_and_gate)
File Edit View Tools Bookmarks Window Help
                                                                                                                                                                                               File Edit View Compile Simulate Add Transcript
                                                                                                                                                                                               Window Help
  C:/Modeltech_pe_edu_10.4a/examples/verilog_01/and_example.v (/tb_and_gate) - Default
                                                                                     ●图图图图 + → + | ★ → ★ | ※※ ■ ★ | 号-
  A • B • B • B • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C •
  Ln#
                                                                                                                                                                                                  //Verilog design in data flow model
           module and gate (
                                                                                                                                                                                                  tat :a:
                                                                                                                                                                                                                                        Layout Simulate
                     input a,b,
                     output y);
                                                                                                                                                                                                 ColumnLayout AllColumns
                   assign y = a s b;
                                                                                                                                                                                                 XX图為大百争且且即
              endmodule
                                                                                                                                                                                               Transcript :
    9
               //TestBench
                                                                                                                                                                                                                    file in use by: np nostname: EACE
   10
                timescale lns/lns
   11
           module tb and gate;
                                                                                                                                                                                                                   Attempting to use alternate WLF fil
   12
                     reg A, B;
                                                                                                                                                                                                   ** Warning: (vsim-WLF-5001) Could not open WI
   13
                     wire Y:
   14
                                                                                                                                                                                                                    Using alternate file: ./wlftw0216h
   15
                     and gate al (.a(A) ,.b(B),.y(Y));
   16
                                                                                                                                                                                               VSIM 4> log -r *
   17
                     //Above style is connecting by name
                                                                                                                                                                                               VSIM 5> run -all
   18
                     initial begin
                                                                                                                                                                                               # time =0 INPUT VALUES:
                                                                                                                                                                                                                                            A=0 B =0
                                                                                                                                                                                                                                                               output va
   19
                            A =1'b0;
                                                                                                                                                                                               # time =9 INPUT VALUES:
                                                                                                                                                                                                                                             A=1 B =1
                                                                                                                                                                                                                                                                output va
   20
                            B= 1'b0;
                                                                                                                                                                                               # time =12 INPUT VALUES:
                                                                                                                                                                                                                                             A=0 B =0
                                                                                                                                                                                                                                                                 output 1
   21
                            #10:
                                                                                                                                                                                               # time =01 INPUT VALUES:
                                                                                                                                                                                                                                             A=1 B =1
                                                                                                                                                                                                                                                                 output 1
   22
                            A=1:
                                                                                                                                                                                               # time 4 INPUT VALUES:
                                                                                                                                                                                                                                              A=0 B =0
                                                                                                                                                                                                                                                                 output 1
   23
                             B=1;
                                                                                                                                                                                               # time =33 INPUT VALUES:
                                                                                                                                                                                                                                              A=1 B =1
                                                                                                                                                                                                                                                                 output 1
  24
                              #45 @finish;
                                                                                                                                                                                               # time =36 INPUT VALUES:
                                                                                                                                                                                                                                              A=0 B =0
                                                                                                                                                                                                                                                                 output 1
   25
                     end
                                                                                                                                                                                               # time =45 INPUT VALUES:
                                                                                                                                                                                                                                              A=1 B =1
                                                                                                                                                                                                                                                                 output v
   26
                                                                                                                                                                                               # time =48 INPU
                                                                                                                                                                                                                                                                          : 1
   27
                     always #6 A =~A:
                                                                                                                                                                                               # ** Note: Sfini
                                                                                                                                                                                                                                                                          10.
   28
                     always #3 B =~B;
                                                                                                                                                                                               /and example.v(2
   29
                                                                                                                                                                                                     Time: 55 ns
   30
                     always @(Y)
   31
                        $display( "time = %0t \tINPUT VALUES: \t A=%b B = %b \t output value Y = %b", $time, A, B, Y);
                                                                                                                                                                                               # Break in Modul
   32
               endmodule
                                                                                                                                                                                               erilog_01/and_ex YOU
                                                                                                                                                                                              woma 5>
```





M ModelSim PE Student Edition 10.4a File Edit View Compile Simulate Add Transcript Tools Layout Bookmarks Window Help 也四世紀五 tat tat Layout Sim 100 ns 💠 🖺 🚉 🚉 🌋 🌼 🔛 🔞 明·唱·写唱·写图· **国民风景** ColumnLayout AllColumns R 5 4 11 31 10 Transcript = # Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr 7 2015 # Start time: 14:37:15 on Sep 24,2020 # vlog -reportprogress 300 -work work C:/Modeltech_pe_edu_10.4a/examples/verilog_01/orgate.v # -- Compiling module OR 2 behavioral # -- Compiling module OR 2 behavioral tb # Top level modules: OR 2 behavioral tb # End time: 14:37:15 on Sep 24,2020, Elapsed time: 0:00:00 # Errors: 0, Warnings: 0 VSIM 7> vsim -qui work.OR 2 behavioral tb # vsim # Start time: 14:37:55 on Sep 24,2020 # Loading work.OR 2 behavioral tb # Loading work.OR 2 behavioral add wave -position insertpoint sim: /OR 2 behavioral tb/* # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf File in use by: hp Hostname: EXCEL-VLSI ProcessID: 5744 Attempting to use alternate WLF file "./wlftl5y5dt". ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf Using alternate file: ./wlft15y5dt VSIM 9> log -r * VSIM 10> run -all $0 \mid A = 0 \mid B = 0 \mid Y = 0$ 1 | A = 0 | B = 1 | Y = 1 2 | A = 1 | B = 0 | Y = 1 3 | A = 1 | B = 1 | Y = 1 You VSIM 11>

