


n -bit subtractor

- Recall $X - Y$ is equivalent to adding 2's complement of Y to X .
- 2's complement is equivalent to 1's complement + 1.
- $X - Y = X + \bar{Y} + 1$
- 2's complement of positive and negative numbers is computed similarly.




Manasa R.



You



n -bit adder/subtractor (contd..)



- Add/sub control = 0, addition.
- Add/sub control = 1, subtraction.



You




Detecting overflows

- Overflows can only occur when the sign of the two operands is the same.
- Overflow occurs if the sign of the result is different from the sign of the operands.
- Recall that the MSB represents the sign.
 - x_{n-1} , y_{n-1} , s_{n-1} represent the sign of operand x , operand y and result s respectively.
- Circuit to detect overflow can be implemented by the following logic expressions:

Manasa R

$$\text{Overflow} = x_{n-1}y_{n-1}\bar{s}_{n-1} + \bar{x}_{n-1}\bar{y}_{n-1}s_{n-1}$$



A logic diagram showing the equation $\text{Overflow} = c_n \oplus c_{n-1}$. The variables c_n and c_{n-1} are each connected to two input terminals of an XOR gate. The output of the XOR gate is labeled Overflow .




You



Computing the add time (contd..)

Cascade of 4 Full Adders, or a 4-bit adder



- s_0 available after 1 gate delays, c_1 available after 2 gate delays.
- s_1 available after 3 gate delays, c_2 available after 4 gate delays.
- s_2 available after 5 gate delays, c_3 available after 6 gate delays.
- s_3 available after 7 gate delays, c_4 available after 8 gate delays.

For an n -bit adder, s_{n-1} is available after $2n-1$ gate delays
 c_n is available after $2n$ gate delays.



You



Fast addition

Recall the equations:

$$s_i = x_i \oplus y_i \oplus c_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

Second equation can be written as:

$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$

We can write:

$$c_{i+1} = G_i + P_i c_i$$

$$\text{where } G_i = x_i y_i \text{ and } P_i = x_i + y_i$$


- G_i is called generate function and P_i is called propagate function
- G_i and P_i are computed only from x_i and y_i and not c_i , thus they can be computed in one gate delay after X and Y are applied to the inputs of an n -bit adder.




You



Carry-lookahead adder



4-bit
carry-lookahead
adder




B-cell for a single stage



You





Scanned with CamScanner

MULTIPLICATION

* Multiplication of Unsigned numbers:

The product of 2^n digit nos can be accommodated in $2n$ digits, so that the product of 2 '4'-bit numbers fits into 8-bit as shown below.

In the binary number system, the multiplication of multiplicand by the Multiplier bit is 1, The multiplicand is entered in the appropriate position to



You






COMPUTER ORGANIZATION

MULTIPLICATION OF POSITIVE NUMBERS


$$\begin{array}{r}
 1101 \quad (13) \text{ Multiplicand M} \\
 \times 1011 \quad (11) \text{ Multiplier Q} \\
 \hline
 1101 \\
 0000 \\
 1101 \\
 1101 \\
 \hline
 10001111 \quad (143) \text{ Product P}
 \end{array}$$

(a) Manual multiplication algorithm




CARRY-SAVE ADDITION OF SUMMANDS

- Consider the array for 4×4 multiplication. (Figure 9.16 & 9.18).
- Instead of letting the carries ripple along the rows, they can be "saved" and introduced into the next row, at the correct weighted positions.



(b) Carry-save array

Figure 9.16 carry-save arrays for a 4×4 multiplier.**Figure 9.17** A multiplication example used to illustrate carry-save addition

meet.google.com is sharing your screen.

Stop sharing

Hide



You

