

Address translation (contd..)

- A small cache called as Translation Lookaside Buffer (TLB) is included in the MMU.
 - TLB holds page table entries of the most recently accessed pages.
- Recall that cache memory holds most recently accessed blocks from the main memory.
 - Operation of the TLB and page table in the main memory is similar to the operation of the cache and main memory.
- Page table entry for a page includes:
 - Address of the page frame where the page resides in the main memory.
 - Some control bits.
- In addition to the above for each page, TLB must hold the virtual page number for each page

Address translation (contd..)




Accessing I/O devices



- ·Multiple I/O devices may be connected to the processor and the memory via a bus.
- *Bus consists of three sets of lines to carry address, data and control signals.
- *Each I/O device is assigned an unique address.
- •To access an I/O device, the processor places the address on the address lines.
- The device recognizes the address, and responds to the control signals.

Accessing I/O devices (contd..)



- •I/O device is connected to the bus using an I/O interface circuit which has:
 - Address decoder, control circuit, and data and status registers.
- Address decoder decodes the address placed on the address lines thus enabling the device to recognize its address.
- *Data register holds the data being transferred to or from the processor.
- *Status register holds information necessary for the operation of the I/O device.
- *Data and status registers are connected to the data lines, and have unique addresses.
- ·I/O interface circuit coordinates I/O transfers.

Accessing I/O devices (contd..)

- Recall that the rate of transfer to and from I/O devices is slower than the speed of the processor. This creates the need for mechanisms to synchronize data transfers between them.
- Program-controlled I/O:
 - Processor repeatedly monitors a status flag to achieve the necessary synchronization.
 - Processor polls the I/O device.
- Two other mechanisms used for synchronizing data transfers between the processor and memory:
 - · laterrupts.
 - Direct Memory Access.