

```
Ln#
1 //Verilog design in data flow model
2 module and_gate(
3     input a,b;
4     output y);
5     assign y = a & b;
6
7 endmodule
8
9 //TestBench
10 `timescale 1ns/1ns
11 module tb_and_gate;
12     reg A,B;
13     wire Y;
14
15     and_gate a1 (.a(A) ,.b(B),.y(Y));
16
17     //Above style is connecting by name
18     initial begin
19         A = 1'b0;
20         B = 1'b0;
21         #10;
22         A = 1;
23         B = 1;
24         #45 $finish;
25     end
26
27     always #6 A =~A;
28     always #3 B =~B;
29
30     always @(Y)
31         $display( "time =%0t \tINPUT VALUES: \t A=%b B =%b \t output value Y =%b", $time,A,B,Y);
32 endmodule
```

meet.google.com is sharing your screen.

Stop sharing

Hide

<No Design Loaded>

<No Context>

Type here to search



You






```

Ln#
1 //Verilog design in data flow model
2 module and_gate(
3     input a,b,
4     output y);
5     assign y = a & b;
6
7 endmodule
8
9 //TestBench
10 `timescale 1ns/1ns
11 module tb_and_gate;
12     reg A,B;
13     wire Y;
14
15     and_gate al (.a(A) ,.b(B),.y(Y));
16
17     //Above style is connecting by name
18     initial begin
19         A = 1'b0;
20         B = 1'b0;
21         #10;
22         A = 1;
23         B = 1;
24         #45 $finish;
25     end
26
27     always #6 A =~A;
28     always #3 B =~B;
29
30     always @(Y)
31         $display( "time =%0t \tINPUT VALUES: \t A=%b B =%b \t output value Y =%b", $time,A,B,Y);
32 endmodule

```



100 ns

Layout Simulate

ColumnLayout AllColumns



Transcript

```

# File in use by: hp hostname: LACER
#
# Attempting to use alternate WLF file
# ** Warning: (vsim-WLF-5001) Could not open WLF file: ./wlf0216h
# Using alternate file: ./wlf0216h
#
VSIM4> log -r *
VSIM5> run -all
# time =0 INPUT VALUES: A=0 B=0 output value Y=0
# time =9 INPUT VALUES: A=1 B=1 output value Y=1
# time =12 INPUT VALUES: A=0 B=0 output value Y=0
# time =21 INPUT VALUES: A=1 B=1 output value Y=1
# time =34 INPUT VALUES: A=0 B=0 output value Y=0
# time =33 INPUT VALUES: A=1 B=1 output value Y=1
# time =36 INPUT VALUES: A=0 B=0 output value Y=0
# time =45 INPUT VALUES: A=1 B=1 output value Y=1
# time =48 INPUT VALUES: A=0 B=0 output value Y=0
# ** Note: $finish
# /and_example.v(2
# Time: 55 ns
# 1
# Break in Module
# erilog_01/and_ex

```




You



File Edit View Add Format Tools Bookmarks Window Help

Wave - Default




Signal	Msgs
a	1h0
b	1h0
y	1h0

Now	55000 ps
Cursor 1	36000 ps

16 ns to 48 ns
Now: 55 ns Delta: 0

```
22 A=1;
23 B=1;
24 #45 $finish;
25 end
26
27 always #6 A =~A;
28 always #3 B =~B;
29
30 always @ (Y)
31   $display( "time =%0t \t INPUT VALUES: \t A=%b B =%b \t output value Y =%b", $time, A, B, Y);
32 endmodule
```

```
# time =24 INPUT VALUES: A=0 B=0 output
# time =33 INPUT VALUES: A=1 B=1 output
# time =36 INPUT VALUES: A=0 B=0 output
# time =45 INPUT VALUES: A=1 B=1 output
# time =48 INPUT VALUES: A=0 B=0 output
# ** Note: $finish : C:/Modeltech_pe_edu_10
/and_example.v(24)
# Time: 55 ns Iteration: 0 Instance: /tb_
# 1
# Break in Module tb_and_gate at C:/Modeltech_
erilog_01/and_example.v line 24
```




```
Ln#
1  module OR_2_behavioral (output reg Y, input A, B);
2  always @ (A or B) begin
3      if (A == 1'b0 & B == 1'b0) begin
4          Y = 1'b0;
5      end
6      else
7          Y = 1'b1;
8      end
9  endmodule
10
11  //include "OR_2_behavioral.v"
12  module OR_2_behavioral_tb;
13      reg A, B;
14      wire Y;
15      OR_2_behavioral Instance0 (Y, A, B);
16      initial begin
17          A = 0; B = 0;
18          #1 A = 0; B = 1;
19          #1 A = 1; B = 0;
20          #1 A = 1; B = 1;
21      end
22      initial begin
23          $monitor ("%t | A = %d| B = %d| Y = %d", $time, A, B, Y);
24          $dumpfile("dump.vcd");
25          $dumpvars();
26      end
27  endmodule
```



You





Transcript

```
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr 7 2015
# Start time: 14:37:15 on Sep 24, 2020
# vlog -reportprogress 300 -work work C:/Modeltech_pe_edu_10.4a/examples/verilog_01/orgate.v
# -- Compiling module OR_2_behavioral
# -- Compiling module OR_2_behavioral_tb
```

```
# Top level modules:
#   OR_2_behavioral_tb
# End time: 14:37:15 on Sep 24, 2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
```

```
VSIM 7> vsim -gui work.OR_2_behavioral_tb
```

```
# vsim
# Start time: 14:37:55 on Sep 24, 2020
# Loading work.OR_2_behavioral_tb
# Loading work.OR_2_behavioral
add wave -position insertpoint sim:/OR_2_behavioral_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#
#       File in use by: hp  Hostname: EXCEL-VLSI  ProcessID: 5744
#
#       Attempting to use alternate WLF file "./wlft15y5dt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#
#       Using alternate file: ./wlft15y5dt
```

```
VSIM 9> log -r *
```

```
VSIM 10> run -all
```

```
#
#       0 | A = 0 | B = 0 | Y = 0
#       1 | A = 0 | B = 1 | Y = 1
#       2 | A = 1 | B = 0 | Y = 1
#       3 | A = 1 | B = 1 | Y = 1
```

```
VSIM 11>
```




You



Wave

File Edit View Add Format Tools Bookmarks Window Help

Wave - Default



```
22 initial begin
23     $monitor ("t | A = %d| B = %d| Y = %d", $time, A, B, Y);
24     $dumpfile("dump.vcd");
25     $dumpvars();
26 end
27 endmodule
```

```
# Attempting to use alternate WLF file "./wlft15y5dt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#
# Using alternate file: ./wlft15y5dt
#
VSIM9> log -r *
VSIM10> run -all
#
#      0 | A = 0| B = 0| Y = 0
#      1 | A = 0| B = 1| Y = 1
#      2 | A = 1| B = 0| Y = 1
#      3 | A = 1| B = 1| Y = 1
```



You

