Signed magnitude format (b) 1's compliment

2's compliment c) 2's compliment format. 0,000101 10,110100 White coord 0,001110 . 0,000101 0,000101 (200 FO) 5 10,110011 10110 1,001100 -12 0,001110 0,011010 0,001110 14 10,110101 101101 1,001010 -10 0,011010 0,110011 0,011010 26 10,101100 00001 1,010011 -19 0,110011 0, 110011 51 10,010100 10,111110 1, 101011 -43 10,111101 1,000010 -2

## ADDITION & SUBTRACTION OF SIGNED NUMBERS!


$x_i$	4;	C;	S;	Citi
0	0	0	0	0
0	0	١	1 @	0
0	1	0	1	0
0	t	1	0	. 1
1	0	0	1	0
1	0	١	0	(
1	$I_{r}$	0	0	1
1	. 1	١	1	1
١	. 1	١		1


$$S_{i} = x_{i} \oplus y_{i} \oplus C_{i}$$

$$C_{i+1} = x_{i}y_{i} + x_{i}C_{i} + y_{i}C_{i}$$

The table above shows touth table for sum & copy-out functions for adding equally weighted bits x; & y; in 2 mos x & y.

Ext X = +6 = 0111





1, to complete the 2's complementation of An Ex-08 gate can be added to the An Ex-08 gate condition i.e., Ch & DESIGN OF FAST ADDERST If a n-bit sipple carry adder is used the ADD/SUB unit, it may have too much 9 in developing its output, Some Show all the Sum bits are available in En' delays including the delay through gate on the y-input. the final Carry Con is available after? delays. \* DESIGN OF CARRY-LOOK AHEAD ADDER ! A fast adder must speed-up the generation Carry signals. The logic expression for Si (Su Citi (carry-out) of the ith stage is given by  $S_i = x_i \oplus y_i \oplus C_i$  $C_{i+1} = x_i y_i + x_i C_i + y_i C_i$ =  $x_i y_i + C_i (x_i + y_i)$  $C_{i+1} = g_i + c_{i:P_i}$ where d! = x! A!\* Ass  $x_i$ y:

All Gi & P: functions can be formed independent vectors are applied to the inputs of n-bit and

