

- The n bit +ve divisor is loaded into reg M & n bit +ve dividend is loaded in reg Q at the start of operation.

 Reg A is set to 0
 - Shift left both reg's
 If the sign of A is '0', subtract M from A, otherwise add
 - M to A

 Now, if the sign of A is '0', set quotient to 1, otherwise
 - Steps 2,3 & 4 are repeated n times
 - If the sign of A is 1, add M to A


set quotient to 0





```
8/3(4 bit)
                    A
                               Q
                   00000
                             1000
                 M 00011
                   00001
                            000_
SHIFT LEFT A & Q
A-M
                   00011
                   11110
                             0000
                    11100
                             000_
SHIFT LEFT A & Q
   A+M
                    00011
                    11111
                             0000
                   11110
                             000_
SHIFT LEFT A & Q
A+M
                   00011
                 1 00001
                             0001
```





Overview



- Instruction Set Processor (ISP)
- Central Processing Unit (CPU)
- A typical computing task consists of a series of steps specified by a sequence of machine instructions that constitute a program.
- An instruction is executed by carrying out a sequence of more rudimentary operations.





- Processor fetches one instruction at a time and perform the operation specified.
- Instructions are fetched from successive memory locations until a branch or a jump instruction is encountered.
- Processor keeps track of the address of the memory location containing the next instruction to be fetched using Program Counter (PC).
- Instruction Register (IR)





 Fetch the contents of the memory location pointed to by the PC. The contents of this location are loaded into the IR (fetch phase).

 Assuming that the memory is byte addressable, increment the contents of the PC by 4 (fetch phase).

$$PC \leftarrow [PC] + 4$$

 Carry out the actions specified by the instruction in the IR (execution phase).

