

Figure 7.5 Comparison of the layouts for Example 7.1

Consider a CMOS process with the following parameters

$$\begin{aligned} k_n &= 140 \mu\text{A}/\text{V}^2 & V_{Tn} &= +0.70 \text{ V} \\ k_p &= 60 \mu\text{A}/\text{V}^2 & V_{Tp} &= -0.70 \text{ V} \end{aligned} \quad (7.21)$$

with $V_{DD} = 3.0 \text{ V}$.

Consider the case where $\beta_n = \beta_p$. We can verify that this is a symmetrical design by calculating

$$\left(\frac{W}{L}\right)_p = 2.33 \left(\frac{W}{L}\right)_n \quad V_M = \frac{1}{2} V_{DD} \quad \frac{\beta_n}{\beta_p} = \frac{k_n \left(\frac{W}{L}\right)_n}{k_p \left(\frac{W}{L}\right)_p}$$

$$\text{PFET} = 2.33 \text{ NFET}$$

$$\left(\frac{W}{L}\right)_p = \left(\frac{W}{L}\right)_n$$

$$V_M = \frac{V_{DD} - |V_{Tp}| + \sqrt{\frac{\beta_n}{\beta_p}} V_{Tn}}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}$$

$$\begin{aligned} 1 &= \frac{140 \times 10^{-6} \left(\frac{W}{L}\right)_n}{60 \times 10^{-6} \left(\frac{W}{L}\right)_p} \\ &= 2.33 \frac{\left(\frac{W}{L}\right)_n}{\left(\frac{W}{L}\right)_p} \end{aligned}$$

Inverter Switching Characteristics






Figure 7.7 General switching waveforms

$$C_L = 3C_{in} \quad C_{out} = C_{int} + C_L$$

$$C_{FET} = C_D$$



(a) External load



(b) Complete switching model

Figure 7.10 Evolution of the inverter switching model