






nMOS FABRICATION



vas









FIGURE 1.8 Diffusion process.



CMOS p-well inverter showing V_{DD} and V_{SS} substrate connections.



CMOS FABRICATION

- The p-well Process

