

Figure 7.5 Comparison of the layouts for Example 7.1

Consider a CMOS process with the following parameters

$$k'_n = 140 \ \mu A/V^2 \ V_{Tn} = + 0.70 \ V$$

$$K_p = 60 \ \mu A/V^2 \qquad V_{Tp} = -0.70 \ V$$


with $V_{DD} = 3.0 \text{ V}$.

Consider the case where $\beta_n = \beta_p$. We can verify that this is a symmetrical design by calculating


Il meet google.com is sharing your screen.

(7.21)

Inverter Switching Characteristics



C1=3 Lin Cout= (1-1-T+(L



(a) External load

(b) Complete switching model

Figure 7.10 Evolution of the inverter switching model