


## **CMOS FABRICATION**

The p-well Process





## The n-well Process






FIGURE 1.12 Cross-sectional view of n-well CMOS inverter.

# **The Twin-Tub Process**





FIGURE 1.14 Twin-tub structure.

#### **BICMOS TECHNOLOGY**



# Comparison of CMOS and Bipolar Technology

CMOS technology	Bipolar technology	
Low static power dissipation	High power dissipation	
<ul> <li>High input impedance</li> </ul>	<ul> <li>Low input impedance</li> </ul>	
(low drive current)	(high drive current)	
<ul> <li>Scalable threshold voltage</li> </ul>		
High noise margin	<ul> <li>Low voltage swing logic</li> </ul>	
<ul> <li>High packing density</li> </ul>	<ul> <li>Low packing density</li> </ul>	
<ul> <li>High delay sensitivity to load (fan-out limitations)</li> </ul>	<ul> <li>Low delay sensitivity to load</li> </ul>	
<ul> <li>Low output drive current</li> </ul>	<ul> <li>High output drive current</li> </ul>	
• Low $g_m (g_m \alpha V_{in})$	• High $g_m (g_m \alpha e^{V_{in}})$	
	<ul> <li>High f<sub>i</sub> at low currents</li> </ul>	
<ul> <li>Bidirectional capability (drain and source are interchangeable)</li> </ul>	Essentially unidirectional	
A near ideal switching device		