

# FET Threshold Voltages

## nFET

$$V_{Tn} = 0.5 \text{ V to } 0.7 \text{ V}$$




Figure 2.14 Threshold voltage of an nFET

Open Switch

Closed Switch

$$V_{GSn} \leq V_{Tn}$$

$$V_{GSn} \geq V_{Tn}$$


A=0

A=1

$$V_A = V_{GSn} \quad V_A \leq V_{Tn}$$

$$V_A \geq V_{Tn}$$

## Pass Characteristics nFET



Threshold Voltage Loss

$$V_1 = V_{DD} - V_{TN}$$

nFET can pass Weak logic 1 and strong logic 0

## pFET




Figure 2.17 pFET pass characteristics

$$V_y = V_{DD}$$

$$V_y = |V_{Tp}|$$



pFET can pass Weak logic 0 and strong logic 1

CMOS circuits are designed to account for the transmission levels.

The following rules are the basis for our design

1. Use pFETs to pass logic 1 voltages of  $V_{DD}$
2. Use nFETs to pass logic 0 voltages of  $V_{SS}=0V$


# CMOS NOT Gate



## CMOS NOR Gate

$$g(x, y) = \overline{x + y}$$


$$g(x, y) = \bar{x} \cdot \bar{y} \cdot 1 + \bar{x} \cdot y \cdot 0 + x \cdot \bar{y} \cdot 0 + x \cdot y \cdot 0$$




(a) Logic symbol

x	y	$\overline{x+y}$
0	0	1
0	1	0
1	0	0
1	1	0

(b) Truth table




(a) Logic diagram




(b) Voltage network


**NOR2 Operation**



$$g(x, y) = \bar{x} \cdot \bar{y} \cdot 1 + x \cdot 0 + y \cdot 0$$




$$g = \bar{x} \cdot \bar{y} \cdot 1 + x \cdot 0 + y \cdot 0$$



$x$	$y$	$M_{px}$	$M_{py}$	$M_{nx}$	$M_{ny}$	$g$
0	0	on	on	off	off	1
0	1	on	off	off	on	0
1	0	off	on	on	off	0
1	1	off	off	on	on	0





$x \backslash y$	Mpx	Mpy	Mnx	Mny	$h$
0 / 0	on	on	off	off	1
0 / 1	on	off	off	on	1
1 / 0	off	on	on	off	1
1 / 1	off	off	on	on	0