Processor (Conscious and Sales)	 	
USN		

DAYANANDA SAGAR COLLEGE OF ENGINEERING

(An Autonomous Institute Affiliated to VTU, Belagavi)
Shavige Malleshwara Hills, Kumaraswamy Layout, Bengaluru-560078

UG Semester End Examination, February/March 2022

Course: SYSTEM VERILOG FOR VERIFICATION Maximum marks: 100
Course Code: 18EC7DEESV Duration: 03 hours

Semester: VII

N	ote: i). Question ONE (a to t) has to be answered from pages 5 to 7 only, also candidat must write the answer along with the option. ii). Question 1 to 4 is compulsory. iii). Any missing data should be suitably assumed	e
0.	No.	Mark
1a)	Simulators are static type of tools, i) true ii) false iii) neither i) nor ii) iv) can't say	01
b)	Human introduced errors can be minimized by	01
-		0.1
۵)	i) Automation ii) Poka-Yoka iii) Redundancy iv) all	01
c)	Which of the following is correct?	01
	i) Design and Test bench are synthesizable ii) Design is synthesizable but not test bench	1
41	iii) Only test bench is synthesizable iv) None	01
d)	Which type of mistake is not recommended?	01
ما	i) Type1- false negative ii) Type2-false positive iii) both i) and ii) iv) None In System Verilog, class can be defined inside, i) Program ii) Module iii) Package iv) al	ll 01
e) f)	100% code coverage indicates that the design is perfect,	01
1)	i) True, ii) False iii) Can't say iv) Sometimes true	01
a)	\$unknown returns if any bit of the expression is x or z i) 1 ii) 0 iii) x iv) z	01
g)	For int $f[6] = \{1,6,2,6,8,6\}$, $tq = f$ unique() gives	01
h)	i){1,6,2,6} ii) {6,2,6,8} iii) {1,6,2,8} iv) {2,6,8,6}	01
i)	A single System Verilog "interface" can have multiple mod ports and multiple clocking	01
1)	blocks inside i) True ii) False iii) only mod port and two clocking blocks iv) None	01
<u>()</u>	Default port direction in a task is i)Input ii) Output iii) In-out iv) reference	01
j) k)	Void function in System Verilog returns value	01
N)	i) Single ii) Multiple iii) None iv) High Impedance	
l)	Clocking block default delay is	01
1)	i)input #1step output #0 ii) input #0step output #1 iii) input #0step output #0 iv)non	
m)	In System Verilog, test bench is	01
111)	i) more robust ii) easy to maintain iii)re-usable iv) all	
n)	BusTran has two 32-bit registers (addr and crc) and an array with 8, 32 bit entries. Ho	w 01
1	much space would new allocate for an object of BusTran?	
, The	i)320 bits ii) 100 bits iii) 32 bits iv)64bits	
0)	Handle in System Verilog is like a,	01
,	i) pointer to an object ii) address of the object iii) both i) and ii) iv) None	
p)	Renefits of a program block are.	01
.,	i)Separates the testbench from the DUT ii)Reduces race conditions by running in	
	separate region iii)Provides an entry point for execution iv)all	
q)	Implecation Operators are are. $(i) \rightarrow (i) = (ii) < -(iV) !=$	01
r)	The surandom range takes arguments. I) One II) I WO III) I firee IV) Lero	01
s)	rando is stands for i) random-cyclic. Ii) random circular iii)random code ivjnone	01
t)	Constraints blocks are class members like, i)tasks ii) functions iii) variables iv) all	01
2	(a) What is formal verification? Explain the various techniques used for performing the	he 08
	formal verification. How do you classify the code coverage verification tools? Explain any three coverage verification tools?	ge 08
	b) How do you classify the code coverage verification tools. Explain any diverse types with suitable examples.	

3	a)	Explain the verification process and	
	bJ	Explain the verification process with respect to different design levels of the present dention the array method.	08
	,	Mention the array methods supported in system verilog. Explain array reduction	08
4	(3)		
	b)	Summarize the advantages of using interface in connecting DUT and testbench. Briefly discuss about Tasks, Functions and Void Functions in System Maria	04
	c)	Briefly discuss about Tasks, Functions and Void Functions in System Verilog. Write a System Verilog code using break and continue while a section of the se	08
_		asing oreak and continue while reading a file.	04
5	a)	Elaborate on the features of Object oriented programming (OOP) available in system Verilog.	
	1.	Verilog.	08
	þ)	Discuss how a routine can be defined outside the class with a suitable example.	
6	2)		90
O	a)	Discuss in detail the concept of copying objects in System Verilog.	1.0
	b)	the neip of a field (flagram eynlain the concept of building a land of	10 06
		in System Verilog.	O.C.
7	2)	Flahorato an annual de	
	b)	Elaborate on constraint gaurds with suitable example code.	08
	91	Develop a random array of unique values in System Verilog.	08
8	a)	Write a explanatom value	
	b)	Write a explanatory note on constraint details in System Verilog.	06
	~)	What are the issues encountered when creating a random stimulus.	04
		How is randomization done in system Verilog? Explain with an example code	06