USN				

DAYANANDA SAGAR COLLEGE OF ENGINEERING

(An Autonomous Institute Affiliated to VTU, Belagavi) Shavige Malleshwara Hills, Kumaraswamy Layout, Bengaluru-560078

UG Semester End Examination, February/March 2022

Course:

ASIC DESIGN

Maximum marks: 100

Course Code:

18EC7DEDAD

Duration: 03 hours

Semester:

VII

No	ote: i). Question ONE (a to t) has to be answered from pages 5 to 7 only, also candidate	
	must write the answer along with the option. ii). Question 1 to 4 is compulsory.	
۰.	111). Any missing data should be suitably assumed	
Q. N	10.	Marks
1a)	AC output functionality requires the capability foroutputs	01
b)	(i) the state (ii) three-state (iii) four-state (iv) None	
U	The predefined pattern of a gate-array based Acid:	01
c)	() - and directly (ii) Filmfive cell (iii) Mack (iv) base	01
د)	Manuel of CSA & CPA required for C Lis D 11	01
d)		01
uj	Totallout binary adder how much delaware to a	01
e)	to output? (i) 16unit (ii) 3unit (iii) 15unit (iv) 32	01
-,	- dell'electrical ellorrischa	01
f)	(i) half (ii) Sum (iii) double (iv) product	01
,	Which of the following is not used to represent the terminals of the input/output cells? (i) pins (ii)connectors (iii)signals (iv) nets	01
g)	(i) pins (ii) connectors (iii) signals (iv) nets	-
0,	Logical effort gives us a method to examine	01
h) /	(i) relative delays (ii) accurate delays (iii) absolute delays (iv) both a & b An antifuse element initial provides	
7	An antifuse element initial providesbetween two conductors in absence of the application of sufficient programming voltage.	01
	Conduction ii) Insulation iii) Conduction and I is	
i)		
	(i) Use of DDOM to Lot 1	01
	be reused (iv) volatile memory	
j)	ACTELs Antifuse is called as (i) DI ICE (ii) DI ICE (iii) DI ICE (iiii) DI ICE	
k)	Profitation of the control of the co	01
15		01
1)	Altera FPGAs use programming tochnology	01
mil	(i) Ernom (ii) Antifuse (iii) DRAM (iv) SDAM	01
m)	Compared to FPGA, ASIC consumes noward	01
n)	(1) 10W, 1dSter (11) High, IdSter (111) high slower (iv) None	01
)	The number of interconnects handle by interconnect channel is called	01
	(i)ratio of channel density (ii)interconnect chip (iii)routability display (iv)channel capacity	
0)		
•,	Initial Prelayout simulations include logic-cell delays but no	01
p)	Xilinx based FPGA device are (i) EPROM (ii) Antifuse (iii) DRAM (iv) SRAM	
q)	extend vertically into routing channels above and below logic module	01
17	(i) Input stubs (ii) Output stubs (ii) vertical tracks (iv) horizontal tracks	01
r)	defines the location of the logic cells.	01
,	(i) Partitioning (ii) Floorplanning (iii) Placement (iv) Routing	01
s)	In floorplanning, which phase/s play/s a crucial role in minimizing the	01
,	ASIC areaand the interconnection density?	O1
	(i) Placement (ii) Global routing (iii) Detailed routing (iv) None	
	Page 1 of 2	

t)	W} (i)	nich of the following design steps needs more logic design details? Design entry (ii) Logic synthesis (iii) System partitioning (iv) Prelayout simulation	01
2	a) (b) (c)	Explain about different types of gate-array-based ASICs Explain the function and limitation of conventional ripple-carry adder. With neat diagram explain about Array multiplier.	06 06 04
3	a)	Compute the optimum delay for the path A to Y in Fig.1. Also find the gate sizes for cells available between A to Y.	10
		$\begin{array}{c} A \\ B \\ \end{array}$	
	b) /	Explain in detail about Back annotation.	06
4	/ a)	Describe ACTEL, ACT- 1 logic module to implement the Boolean function using Shannon's expansion theorem. F= AB+B'C+D.	06
	b) c)	How many types are there in Antifuse? Explain in detail.	06 04
5	a)	Write the expression for Elmore's constant. Also write the Elmore delay at node 3,4 &7 in the following RC network.	06
			3
	b) c)	of the code.	05
f	a)	Write a note on Antifuse parasitic capacitance. OR	05
Ž	by	What are the different modes of simulation available? Explain. Draw the gate level synthesis information extracted from 8:1 Multiplexer. Also write the Verilog code using case statement.	80 80
7	(a)	Explain in detail about the sources of power dissipation in CMOS logic. Explain in detail about a simple partitioning with an example. OR	06 10
8	a) b) c)	Explain KL algorithm for system partitioning? What is floor planning? Discuss about the Goals and objectives of floor planning. What is placement? List the placement goals and objectives.	08 04 04