
Write Veillog Cocle dur Signal assignment Statement 4=2\*x+3 with 2-bit input. Show the synthesized logic symbol & gate level diagram. cosite Strictural coole in veileg uning gate level Veriling code: Modelle sign 1 (x, y); enput [3:0] X; oxiv + oxiv = cv reg [3:0]4; always @ (x) begen todans suport 4 = 2\* X +3 endmodule The module has one input X of 2-bits and one output of 4-bite. =) The always contains one signal x' in the sensitivity list. Also it has one signal assignment statement 4= 2\*x+3. =) To synthesis the code, we construct a truthtable to find the logic diagram, and use gete-level synthesis.



2 To voily our Synthesis, we write the structural Code for the logic diagram (gette lever) = I I d the simulation of structural cade is same as the simulation wave form of the HDL behavioural code, then synthesis is cornect. The verilog startural code for the dofic diagrams module sign\_struct(x, y); input [1:0]x; output [3:0] y; always @ (x) begin 4[0] = 1 b1; 4[i] = ~2([o]; 4[2] = 2(0] 1 x[1]; 1 d) == 210 4[3] = x[1] &x[0]; endmodule