{"payload":{"header_redesign_enabled":false,"results":[{"id":"327718219","archived":false,"color":"#b2b7f8","followers":12,"has_funding_file":false,"hl_name":"sudhamshu091/RISC-Pipelined-Processor-32-bit-Verilog","hl_trunc_description":"Simple Pipelined 32 bit RISC Processor","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":327718219,"name":"RISC-Pipelined-Processor-32-bit-Verilog","owner_id":66492363,"owner_login":"sudhamshu091","updated_at":"2021-02-20T18:35:38.081Z","has_issues":true}},"sponsorable":false,"topics":["verilog","risc","risc-v","verilog-project","verilog-processor","pipeline-risc"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":65,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asudhamshu091%252FRISC-Pipelined-Processor-32-bit-Verilog%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/sudhamshu091/RISC-Pipelined-Processor-32-bit-Verilog/star":{"post":"buzCL0WbVv_Vfh9f8zKDFJW1QmVZ3m-A5HQf4JBHmDQqhNyDlz8KLrlsCyy9w6liUsnJ3FKxI-bVV1jYR4WHww"},"/sudhamshu091/RISC-Pipelined-Processor-32-bit-Verilog/unstar":{"post":"XUgZiSGAd9hJascO8mYgsEwt9at_M1c0w0tMWuUdIOiR_8HkIwWITRbKa5vQKPslYWvBJwuayvZKeONQan9QpQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"g8-ypgrYlHITplLiN8LmfbIpFtgzdonvMF8YGl_qSkB-ENd04vVPYTaNckNY2eGM14iYK6obzu5QfEJgIrAJMA"}}},"title":"Repository search results"}