

VELLORE INSTITUTE OF TECHNOLOGY, CHENNAI

BECE407P – ASIC DESIGN

LAB-6

PRE AND POST SYNTHESIS FUNCTIONAL VERIFICATION OF 2x2 MULTIPLIER

Name of the Student: Sudharsan S

Roll Number: 21BLC1079

Date of Submission: 15-11-2024

AIM:

To perform the pre-synthesis and post-synthesis functional verification of a 2x2 multiplier and the physical design.

EDA TOOLS USED:

NCLaunch , Cadence® Genus and Cadence® Innovus.

PROCEDURE:

VERILOG CODE

```

`timescale 1ns / 1ns

module mul2b(input [1:0]a,b, input clk, output reg [3:0]p);

reg [1:0]a_reg, b_reg;
wire [3:0]m;
wire x1,x2,x3,x4;

always @(posedge clk)
begin
a_reg <= a;
b_reg <= b;
end

and a1(m[0],a_reg[0],b_reg[0]);
and a2(x1,a_reg[1],b_reg[0]);
and a3(x2,a_reg[0],b_reg[1]);
and a4(x3,a_reg[1],b_reg[1]);
half h1(x1,x2,m[1],x4);
half h2(x3,x4,m[2],m[3]);

always @(posedge clk)
p <= m;

endmodule

```

```

module half(
    input a,
    input b,
    output sum,
    output cy
);

    assign sum=a^b;
    assign cy=a&b;

endmodule

```

TCL

```

set_attribute init_lib_search_path /home/student/Desktop/21BLC1079/lib/
set_attribute init_hdl_search_path /home/student/Desktop/21BLC1079/rtl/
set_attribute library slow_vdd1v0_basicCells.lib
|
set_attr library slow.lib
read_hdl {mul2b.v half.v}

elaborate
read_sdc mul2b_constraints.g

set_attribute syn_generic_effort high
set_attribute syn_map_effort high
set_attribute syn_opt_effort high

syn_generic
syn_map
syn_opt

write_netlist > mul2b_netlist.v
write_sdc > mul2b.sdc
gui_show

report_power > mul2b_power.rpt
report_area > mul2b_area.rpt
report_timing > mul2b_timing.rpt

```

CONSTRAINTS

```

create_clock -name clk -period 10 -waveform {0 5} [get_ports "clk"]
set_clock_transition -rise 0.1 [get_clocks "clk"]
set_clock_transition -fall 0.1 [get_clocks "clk"]
set_clock_uncertainty 0.1 [get_clocks "clk"]
set_input_delay -max 1.0 [get_ports "a"] -clock [get_clocks "clk"]
set_input_delay -max 1.0 [get_ports "b"] -clock [get_clocks "clk"]
set_output_delay -max 1.0 [get_ports "p"] -clock [get_clocks "clk"]

```

NETLIST GENERATED

```
// Generated by Cadence Genus(TM) Synthesis Solution 21.14-s082_1
// Generated on: Nov 14 2024 14:42:05 IST (Nov 14 2024 09:12:05 UTC)

// Verification Directory fv/mul
`timescale 1ns / 1ns
module mul(a, b, clk, p);
    input [1:0] a, b;
    input clk;
    output [3:0] p;
    wire [1:0] a, b;
    wire clk;
    wire [3:0] p;
    wire [1:0] a_reg;
    wire [1:0] b_reg;
    wire UNCONNECTED, n_0, n_1, n_2, n_3, n_4, n_5;
    DFFQXL \p_reg[2] (.CK (clk), .D (n_4), .Q (p[2]));
    DFFQXL \p_reg[1] (.CK (clk), .D (n_5), .Q (p[1]));
    AOI21XL g98_2398(.A0 (n_2), .A1 (n_1), .B0 (n_3), .Y (n_5));
    NOR2XL g97_5107(.A (n_0), .B (n_3), .Y (n_4));
    DFFQXL \p_reg[3] (.CK (clk), .D (n_3), .Q (p[3]));
    NOR2XL g100_6260(.A (n_2), .B (n_1), .Y (n_3));
    DFFTRXL \p_reg[0] (.CK (clk), .D (a_reg[0]), .RN (b_reg[0]), .Q
        (p[0]), .QN (UNCONNECTED));
    NAND2XL g102_4319(.A (a_reg[1]), .B (b_reg[1]), .Y (n_0));
    NAND2XL g103_8428(.A (a_reg[0]), .B (b_reg[1]), .Y (n_2));
    NAND2XL g101_5526(.A (a_reg[1]), .B (b_reg[0]), .Y (n_1));
    DFFQX1 \b_reg_reg[0] (.CK (clk), .D (b[0]), .Q (b_reg[0]));
    DFFQX1 \a_reg_reg[0] (.CK (clk), .D (a[0]), .Q (a_reg[0]));
    DFFQX1 \a_reg_reg[1] (.CK (clk), .D (a[1]), .Q (a_reg[1]));
    DFFQX1 \b_reg_reg[1] (.CK (clk), .D (b[1]), .Q (b_reg[1]));
endmodule
```

SDC

```

# #####
# Created by Genus(TM) Synthesis Solution 21.14-s082_1 on Thu Nov 14 15:56:41 IST 2024
# #####
set sdc_version 2.0

set_units -capacitance 1000ff
set_units -time 1000ps

# Set the current design
current_design mul

create_clock -name "clk" -period 10.0 -waveform {0.0 5.0} [get_ports clk]
set_clock_transition 0.1 [get_clocks clk]
set_clock_gating_check -setup 0.0
set_input_delay -clock [get_clocks clk] -add_delay -max 1.0 [get_ports {a[1]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 1.0 [get_ports {a[0]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 1.0 [get_ports {b[1]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 1.0 [get_ports {b[0]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 1.0 [get_ports {p[3]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 1.0 [get_ports {p[2]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 1.0 [get_ports {p[1]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 1.0 [get_ports {p[0]}]
set_wire_load_mode "enclosed"
set_clock_uncertainty -setup 0.01 [get_ports clk]
set_clock_uncertainty -hold 0.01 [get_ports clk]

```

INNOVUS.ENC

```

#####
# Generated by: Cadence Innovus 21.15-s110_1
# OS:           Linux x86_64(Host ID cad15)
# Generated on: Thu Nov 14 16:37:00 2024
# Design:       mul
# Command:      saveDesign mul_innovus.enc
#####
if {[is_common_ui_mode]} {
    read_db [file dirname [file normalize [info script]]]/mul_innovus.enc.dat
} else {
    restoreDesign [file dirname [file normalize [info script]]]/mul_innovus.enc.dat mul
}
|
```

.SPEF

```

*SPEF "IEEE 1481-1998"
*DESIGN "mul"
*DATE "Thu Nov 14 16:36:00 2024"
*VENDOR "Cadence Design Systems, Inc."
*PROGRAM "Innovus"
*VERSION "21.15-s110_1"
*DESIGN_FLOW "PIN_CAP NONE" "NAME_SCOPE LOCAL"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER []
*_T_UNIT 1 NS
*_C_UNIT 1 PF
*_R_UNIT 1 OHM
*_L_UNIT 1 HENRY
|
// MMC spf file for corner 'default_rc_corner'

*NAME_MAP

*1 clk
*2 p[0]
*3 a_reg[1]
*4 a_reg[0]
*5 b_reg[1]
*6 b_reg[0]
*7 UNCONNECTED
*8 n_9
*9 n_1
*10 n_2
*11 n_3
*12 n_4
*13 n_5
*14 g98_2398
*15 g97_5107
*16 g100_6260
*17 p_reg[10]
*18 g102_4319
*19 g103_8428
*20 g101_5526

*PORTS
*1 I *C 14.85 0
*2 O *C 6.27 10.64

*D_NET *1 0.000631498

*CONN
*p *1 I *C 14.85 0 *L 0
*I *17:CK I *C 14.85 4.76 *L 0.00224 *D DFFTRXL

*CAP
1 *1 0.000315749
2 *1:1 0.000315749

*RES
1 **4.4 **4.4 **4.4 **4.4

*D_NET *2 0.000861133

*END

*D_NET *2 0.000861133

*CONN
*I *17:Q 0 *C 6.27 7 *L 0 *D DFFTRXL
*P *2 0 *C 6.27 10.64 *L 0

*CAP
1 *2:1 0.000430567
2 *2 0.000430567

*RES
1 *2:1 *2 1.04712
2 *17:Q *2:1 6.4
*END

*D_NET *3 0.00222021

*CONN
*I *20:A I *C 16.83 5.88 *L 0.0031 *D NAND2XL
*I *18:A I *C 25.41 5.88 *L 0.0031 *D NAND2XL

*CAP
1 *3:1 0.000191363
2 *3:2 0.000191363
3 *3:3 8.87374e-05
4 *3:4 0.00016403
5 *3:5 0.00047461
6 *3:6 0.00047461
7 *3:7 0.00016403
8 *3:8 8.87374e-05
9 *3:9 0.000191363
10 *3:10 0.000191363

*RES
1 *3:10 *18:A 6.4
2 *3:9 *3:10 0.465386
3 *3:8 *3:9 6.4
4 *3:7 *3:8 0.476149
5 *3:6 *3:7 0.4804005
6 *3:5 *3:6 2.14267
7 *3:4 *3:5 0.4804005
8 *3:3 *3:4 0.476149
9 *3:2 *3:3 6.4
10 *3:1 *3:2 0.465386
11 *20:A *3:1 6.4
*END

*D_NET *4 0.00201407

*CONN
*I *17:D I *C 13.53 5.88 *L 0.0028 *D DFFTRXL
*I *19:A I *C 27.39 5.88 *L 0.0031 *D NAND2XL

*CAP
1 *4:2 0.000443687
2 *4:3 0.000481333
3 *4:4 0.000436964
4 *4:5 0.000436964

*D_NET *5 0.000173594
*I *15:A I *C 23.43 5.88 *L 0.00317 *D NOR2XL
*I *18:Y 0 *C 24.75 6.44 *L 0 *D NAND2XL

*CAP
1 *8:1 4.5107e-05
2 *8:2 0.000121652
3 *8:3 0.000121652
4 *8:4 4.5107e-05

*RES
1 *8:4 *18:Y 6.4
2 *8:3 *8:4 0.109698
3 *8:2 *8:3 0.186154
4 *8:1 *8:2 0.109698
5 *15:A *8:1 6.4
*END

*D_NET *9 0.000586509

*CONN
*I *20:Y 0 *C 17.49 6.44 *L 0 *D NAND2XL
*I *16:B I *C 18.15 5.32 *L 0.00274 *D NOR2XL
*I *14:A1 I *C 20.13 5.88 *L 0.00314 *D AOI21XL

*CAP
1 *20:Y 4.43687e-05
2 *9:1 0.000119661
3 *9:2 9.0214e-05
4 *16:B 7.52923e-05
5 *9:4 0.000128487
6 *9:5 8.33796e-05
7 *9:6 4.5107e-05

*RES
1 *9:6 *14:A1 6.4
2 *9:5 *9:6 0.109698
3 *9:4 *9:5 0.0930771
4 *9:2 *9:4 0.219396
5 *9:1 *16:B 0.404005
6 *9:1 *9:2 6.4
7 *20:Y *9:1 0.238074
*END

*D_NET *10 0.00155043

*CONN
*I *14:A0 I *C 20.79 5.32 *L 0.00314 *D AOI21XL
*I *16:A I *C 18.81 5.88 *L 0.00317 *D NOR2XL
*I *19:Y 0 *C 28.05 6.44 *L 0 *D NAND2XL

*CAP
1 *10:0 0.000173594
2 *10:1 0.000135321
3 *10:2 3.82726e-05
4 *10:3 8.87374e-05
5 *10:6 0.000126384
6 *10:7 0.000348227
7 *10:8 0.000348227
8 *10:9 0.000126384
9 *10:10 8.87374e-05

```

CCOPT.SPEC

```

#####
# Generated by:      Cadence Innovus 21.15-s110_1
# OS:                Linux x86_64(Host ID cad15)
# Generated on:     Thu Nov 14 16:32:20 2024
# Design:           mul
# Command:          create_ccopt_clock_tree_spec -file ccopt.spec
#####
#
# Clock tree setup script - dialect: Innovus
#
#
if { [get_ccopt_clock_trees] != {} } {
    error {Cannot run clock tree spec: clock trees are already defined.}
}

namespace eval ::ccopt {}
namespace eval ::ccopt:::ilm {}
set ::ccopt::ilm::ccoptSpecRestoreData {}
# Start by checking for unflattened ILMs.
# Will flatten if so and then check the db sync.
if { [catch {ccopt_check_and_flatten_ilms_no_restore}] } {
    return -code error
}
# cache the value of the restore command output by the ILM flattening code
set ::ccopt::ilm::ccoptSpecRestoreData $::ccopt::ilm::ccoptRestoreILMState

# The following pins are clock sources
set_ccopt_property cts_is_sdc_clock_root -pin clk true

# Clocks present at pin clk
#   clk (period 10.000ns) in timing_config constraints([mul_sdc.sdc])
create_ccopt_clock_tree -name clk -source clk -no_skew_group
set_ccopt_property target_max_trans_sdc -delay_corner max_delay -early -clock_tree clk 0.100
set_ccopt_property target_max_trans_sdc -delay_corner max_delay -late -clock_tree clk 0.100
# Clock period setting for source pin of clk
set_ccopt_property clock_period -pin clk 10

#####
## 
## Timing connectivity based skew groups: off
##
#####
set_ccopt_property timing_connectivity_info {}

# Skew group to balance non generated clock:clk in timing_config:constraints (sdc mul_sdc.sdc)
create_ccopt_skew_group -name clk/constraints -sources clk -auto_sinks
set_ccopt_property include_source_latency -skew_group clk/constraints true
set_ccopt_property extracted_from_clock_name -skew_group clk/constraints clk
set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraints constraints
set_ccopt_property extracted_from_delay_corners -skew_group clk/constraints {max_delay min_delay}


check_ccopt_clock_tree_convergence
# Restore the ILM status if possible
if { [get_ccopt_property auto_design_state_for_ilms] == 0 } {
    if {$::ccopt::ilm::ccoptSpecRestoreData != {} } {
        eval $::ccopt::ilm::ccoptSpecRestoreData
    }
}

```


STREAMOUT.map

Metall1	NET	4				
Metall1	SPNET	5				
Metall1	PIN	6				
Metall1	LEFPIN	7				
Metall1	FILL	8				
Metall1	FILLOPC	9				
Metall1	VIA	10				
Metall1	VIAFILL	11				
Metall1	VIAFILLOPC	12				
Metall1	LEFOBS	13				
NAME	Metall1/NET	14				
NAME	Metall1/SPNET	15				
NAME	Metall1/PIN	16				
NAME	Metall1/LEFPIN	17				
Via12	PIN	18				
Via12	LEFPIN	19				
Via12	FILL	20				
Via12	FILLOPC	21				
Via12	VIA	22				
Via12	VIAFILL	23				
Via12	VIAFILLOPC	24				
Via12	LEFOBS	25				
NAME	Metall12/NET	26				
NAME	Metall12/SPNET	27				
NAME	Metall12/PIN	28				
NAME	Metall12/LEFPIN	29				
Via23	PIN	30				
Via23	LEFPIN	31				
Via23	FILL	32				
Via23	FILLOPC	33				
Via23	VIA	34				
Via23	VIAFILL	35				
Via23	VIAFILLOPC	36				
Via23	LEFOBS	37				
Via23	FILLOPC	38				
Via23	VIA	39				
Via23	VIAFILL	40				
Via23	VIAFILLOPC	41				
Via23	LEFOBS	42				
Metall13	NET	43				
Metall13	SPNET	44				
Metall13	PIN	45				
Metall13	LEFPIN	46				
Metall13	FILL	47				
Metall13	FILLOPC	48				
Metall13	VIA	49				
Metall13	VIAFILL	50				
Metall13	VIAFILLOPC	51				
Metall13	LEFOBS	52				
NAME	Metall13/NET	53				
NAME	Metall13/SPNET	54				
NAME	Metall13/PIN	55				
NAME	Metall13/LEFPIN	56				
Via34	PIN	57				
Via34	LEFPIN	58				
Via34	FILL	59				
Via34	FILLOPC	60				
Via34	VIA	61				
Via34	VIAFILL	62				
Via34	VIAFILLOPC	63				
Metall14	NET	64				
Metall14	SPNET	65				
Metall14	PIN	66				
Metall14	LEFPIN	67				
Metall14	FILL	68				
Metall14	FILLOPC	69				
Metall14	VIA	70				
Metall14	VIAFILL	71				
Metall14	VIAFILLOPC	72				
Metall14	LEFOBS	73				
NAME	Metall14/NET	74				
NAME	Metall14/SPNET	75				
NAME	Metall14/PIN	76				
NAME	Metall14/LEFPIN	77				
Via45	PIN	78				
Via45	LEFPIN	79				
Via45	FILL	80				
Via45	FILLOPC	81				
Via45	VIA	82				
Via45	VIAFILL	83				
Via45	VIAFILLOPC	84				
Metall15	NET	85				
Metall15	SPNET	86				
Metall15	PIN	87				
Metall15	LEFPIN	88				


PRE-SYNTHESIS FUCNTIONAL VERIFICATION:



GATE LEVEL NETLIST



POST SYNTHESIS FUNCTIONAL VERIFICATION:



PHYSICAL DESIGN

