

Programming for Performance

2013, Lecture 1





Sri Sathya Sai Institute of Higher Learning

Today

- Motivation for this course
- Organization of this course

Scientific Computing




Physics/biology simulations

Consumer Computing



Audio/image/video processing

Embedded Computing



Signal processing, communication, control

Computing

- **Unlimited need for performance**
- **Large set of applications, but ...**
- **Relatively small set of critical components (100s to 1000s)**
 - Matrix multiplication
 - Discrete Fourier transform (DFT)
 - Viterbi decoder
 - Shortest path computation
 - Stencils
 - Solving linear system
 -

Consumer Computing (Desktop, Phone, ...)



Photo/video processing



Audio coding



Security




Image compression

Methods:

- Linear algebra
- Transforms
- Filters
- Others

Embedded Computing (Low-Power Processors)



Sensor networks



Cars



Robotics

Computation needed:

- Signal processing
- Control
- Communication

Methods:

- Linear algebra
- Transforms, Filters
- Coding

Classes of Performance-Critical Functions

- Transforms
- Filters/correlation/convolution/stencils/interpolators
- Dense linear algebra functions
- Sparse linear algebra functions
- Coder/decoders
- Graph algorithms
- ... *several others*


See also the 13 dwarfs/motifs in

<http://www.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006-183.pdf>

Motif/Dwarf: Common Computational Methods


(Red Hot → Blue Cool)

What do commercial and CSE applications have in common?



An Example: Matrix Multiplication

Example: Matrix multiply (non-Strassen)



```
for i = 1 to n do  
  for j = 1 to n do  
    for k = 1 to n do  
      C[i,j] ← C[i,j] + A[i,k] · B[k,j]
```


3-nested loops + best compiler

Performance (GFLOP/s)

Dimension (n)

Code


Baseline Blocked Cilk++ (rec): p=16 Intel MKL Intel MKL: p=16



3-nested loops
+ best compiler

in cache

Performance (GFLOP/s)



Code


● Baseline ▲ Blocked ■ Cilk++ (rec): p=16 + Intel MKL □ Intel MKL: p=16

3-nested loops
+ best compiler

in cache

out of cache

Performance (GFLOP/s)



Code

● Baseline ▲ Blocked ■ Cilk++ (rec): p=16 + Intel MKL □ Intel MKL: p=16


3-nested loops
+ best compiler

in cache

out of cache


??


Performance (GFLOP/s)





Code


● Baseline ▲ Blocked ■ Cilk++ (rec): p=16 + Intel MKL ✕ Intel MKL: p=16























Large, Complex Tuning Spaces

'8% of peak!

```

/** M. Dukhan and M. Schornak: CSE 6230 Project 1D, Fall 2011 **/


#include <assert.h>
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <malloc.h>

#include "matmult.h"

#define CACHE_LINE 64

// Kc Mc GFLOPS
// 256640 98.2
// 256612 99.6
// 256576 97.2
// 240640 98.9

#define K_C 256
#define M_C 612
#define N_R 4
#define M_R 4

#define MIN(a, b) (a < b) ? a : b
#include <pmmmintrin.h>

#define USE_ASM

#ifndef USE_ASM
void matmult_dgedot4x4(double * C, const double * A, const double * B, long stride, long kc_size) {
    register long i;
    register const double * B0 = B;
    register const double * B1 = B + stride;
    register const double * B2 = B + stride * 2;
    register const double * B3 = B + stride * 3;
    register __m128d c0 = _mm_load_pd(C);
    register __m128d c1 = _mm_load_pd(C + 2);
    register __m128d c2 = _mm_load_pd(C + stride);
    register __m128d c3 = _mm_load_pd(C + stride + 2);
    register __m128d c4 = _mm_load_pd(C + stride * 2);
    register __m128d c5 = _mm_load_pd(C + stride * 2 + 2);
    register __m128d c6 = _mm_load_pd(C + stride * 3);
    register __m128d c7 = _mm_load_pd(C + stride * 3 + 2);
    for (i = 0; i < kc_size; i++) {
        register __m128d a0, a1;
        register __m128d b0, b1, b2, b3;
        register __m128d b0_tmp, b1_tmp, b2_tmp, b3_tmp;

        a0 = _mm_load_pd(A + i * 4);
        a1 = _mm_load_pd(A + i * 4 + 2);

        b0 = _mm_loadaddup_pd(B0 + i);
        b1 = _mm_loadaddup_pd(B1 + i);
        b2 = _mm_loadaddup_pd(B2 + i);
        b3 = _mm_loadaddup_pd(B3 + i);

        c0 = _mm_add_pd(c0, _mm_mul_pd(b0, a0));
        c1 = _mm_add_pd(c1, _mm_mul_pd(b0, a1));
        c2 = _mm_add_pd(c2, _mm_mul_pd(b1, a0));
        c3 = _mm_add_pd(c3, _mm_mul_pd(b1, a1));
        c4 = _mm_add_pd(c4, _mm_mul_pd(b2, a0));
        c5 = _mm_add_pd(c5, _mm_mul_pd(b2, a1));
        c6 = _mm_add_pd(c6, _mm_mul_pd(b3, a0));
        c7 = _mm_add_pd(c7, _mm_mul_pd(b3, a1));
    }
    _mm_store_pd(C, c0);
    _mm_store_pd(C + 2, c1);
    _mm_store_pd(C + stride, c2);
    _mm_store_pd(C + stride + 2, c3);
    _mm_store_pd(C + stride * 2, c4);
    _mm_store_pd(C + stride * 2 + 2, c5);
    _mm_store_pd(C + stride * 3, c6);
    _mm_store_pd(C + stride * 3 + 2, c7);
}
#else
extern void matmult_dgedot4x4_asm(double * C, const double * A, const double * B, long stride, long kc_size);
#endif

#ifndef USE_ASM
// Input:
// Matrix C of size 2 x 2
// Matrix A of size 2 x Kc
// Matrix B of size Kc x 2
void matmult_dgedot2x2(double * C, const double * A, const double * B, int stride, int kc_size) {
    register int n = kc_size;
    register const double * B0 = B;
    register const double * B1 = B + stride;
    // c0 and c1 have dependency chain due to addition
    // ADDPD latency on Nehalem is 5 clocks, so unrolling at least by 3 is required to hide latency
    register __m128d c0 = _mm_load_pd(C);
    register __m128d c1 = _mm_load_pd(C + stride);
    register __m128d c0_tmp0 = _mm_setzero_pd();
    register __m128d c1_tmp0 = _mm_setzero_pd();
    register __m128d c0_tmp1 = _mm_setzero_pd();
    register __m128d c1_tmp1 = _mm_setzero_pd();
    register __m128d c0_tmp2 = _mm_setzero_pd();
    register __m128d c1_tmp2 = _mm_setzero_pd();
    while (n > 0) {
        register __m128d a, b0, b1;

        a = _mm_load_pd(A);
        b0 = _mm_loadaddup_pd(B0);
        b1 = _mm_loadaddup_pd(B1);
        c0 = _mm_add_pd(c0, _mm_mul_pd(b0, a));
        c1 = _mm_add_pd(c1, _mm_mul_pd(b1, a));

        a = _mm_load_pd(A + 2);
        b0 = _mm_loadaddup_pd(B0 + 1);
        b1 = _mm_loadaddup_pd(B1 + 1);
        c0_tmp0 = _mm_add_pd(c0_tmp0, _mm_mul_pd(b0, a));
        c1_tmp0 = _mm_add_pd(c1_tmp0, _mm_mul_pd(b1, a));
    }
}
#endif

```

```

nm_load_pd(A + 4);
_mm_loaddup_pd(B0 + 2);
_mm_loaddup_pd(B1 + 2);
ip1 = _mm_add_pd(c0_tmp1, _mm_mul_pd(b0, a));
ip1 = _mm_add_pd(c1_tmp1, _mm_mul_pd(b1, a));

nm_load_pd(A + 6);
_mm_loaddup_pd(B0 + 3);
_mm_loaddup_pd(B1 + 3);
ip2 = _mm_add_pd(c0_tmp2, _mm_mul_pd(b0, a));
ip2 = _mm_add_pd(c1_tmp2, _mm_mul_pd(b1, a));

;
4;
4;
;

m_add_pd(_mm_add_pd(c0, c0_tmp0), _mm_add_pd(c0_tmp1, c0_tmp2));
m_add_pd(_mm_add_pd(c1, c1_tmp0), _mm_add_pd(c1_tmp1, c1_tmp2));
> 0) {
    _m128d a = _mm_load_pd(A);
    _m128d b0 = _mm_loadup_pd(B0);
    _m128d b1 = _mm_loadup_pd(B1);
    _mm_add_pd(c0, _mm_mul_pd(b0, a));
    _mm_add_pd(c1, _mm_mul_pd(b1, a));
};

1;
1;
;

ore_pd(C, c0);
ore_pd(C + stride, c1);

: of size Mr x Nr
: of size Mr x Kc stored with stride mr_size
: of size Kc x Nr stored with stride kc_size
ult_dgedot(double * C, const double * A, const double * B, long stride, long kc_size, long nr_size, long
k;
: ; j < nr_size; j++) {
: 0; i < mr_size; i++) {
    double dotprod = 0.0;
    (k = 0; k < kc_size; k++) {
        dotprod += A[i + k * mr_size] * B[k + j * stride];
        + j * stride] += dotprod;
    }
}

: of size Mc x K
: of size Mc x Kc
: of size Kc x K stored with stride Kc
ult_dgebp(double * C, const double * A, const double * B, long stride, long k_size, long kc_size, long mc_size)

k;
ax = k_size & (-N_R);
ax = mc_size & (-M_R);
: ; j < j_max; j += N_R) {
    mr_size = N_R;
: 0; i < i_max; i += M_R) {
    #_ASM
    tmult_dgedot4x4_asm(C + j * stride + i, A + i * kc_size, B + j * stride, stride, kc_size);
}

tmult_dgedot4x4(C + j * stride + i, A + i * kc_size, B + j * stride, stride, kc_size);

mc_size) {
    mr_size = mc_size - i;
    tmult_dgedot(C + j * stride + i, A + i * kc_size, B + j * stride, stride, kc_size, nr_size, mr_size);

size) {
    mr_size = k_size - j;
: 0; i < mc_size; i += M_R) {
    mr_size = MIN(M_R, mc_size - i);
    tmult_dgedot(C + j * stride + i, A + i * kc_size, B + j * stride, stride, kc_size, nr_size, mr_size);

: of size M x K
: of size M x Kc
: of size Kc x K
ult_dgеп(double * C, const double * A, const double * B, long stride, long m_size, long k_size, long kc_size)

: ; i < m_size; i += M_C) {
    _size = MIN(M_C, m_size - i);
    ult_dgebp(C + i, A + i * kc_size, B, stride, k_size, kc_size, mc_size);

: of size M x K
: of size M x N
: of size N x K
: pically N = K, but there are border cases when this does not hold
ult_dgemm(double * C, const double * A, const double * B, long stride, long m_size, long k_size, long n_size)

: ; i < n_size; i += K_C) {
    c_size = MIN(K_C, n_size - i);

matmult_dgepp(C, A + i * m_size, B + i, stride, m_size, k_size, kc_size);
}

// Input:
// Matrix A of size Mc x Kc
// Output:
// Matrix A_copy of size Mc x Kc stored with stride Kc
void matmult_repack_a_submatrix(const double * A, double * A_copy, long stride, long m_size, long k_size, long kc_size, long mc_size) {
    long i, j, k;
    long i_max = mc_size & (-4);
    for (i = 0; i < i_max; i += M_R) {
        long mr_size = M_R;
        for (j = 0; j < kc_size; j++) {
            //~ A_copy[i * kc_size + j * mr_size] = A[j * stride + i];
            //~ A_copy[i * kc_size + j * mr_size + 1] = A[j * stride + i + 1];
            //~ A_copy[i * kc_size + j * mr_size + 2] = A[j * stride + i + 2];
            //~ A_copy[i * kc_size + j * mr_size + 3] = A[j * stride + i + 3];
            register _m128d tmp0 = _mm_load_pd(A + j * stride + i);
            register _m128d tmp1 = _mm_load_pd(A + j * stride + i + 2);
            _mm_store_pd(A_copy + i * kc_size + j * mr_size, tmp0);
            _mm_store_pd(A_copy + i * kc_size + j * mr_size + 2, tmp1);
        }
    }
    if (i < mc_size) {
        long mr_size = mc_size - i;
        for (j = 0; j < kc_size; j++) {
            for (k = 0; k < mr_size; k++) {
                A_copy[i * kc_size + j * mr_size + k] = A[j * stride + i + k];
            }
        }
    }
}

// Input:
// Matrix A of size M x K
void matmult_repack_a(const double * A, double * A_copy, long stride, long m_size, long k_size) {
    long i, j;
    for (i = 0; i < m_size; i += M_C) {
        long mc_size = MIN(M_C, m_size - i);
        for (j = 0; j < k_size; j += K_C) {
            long kc_size = MIN(K_C, k_size - j);
            matmult_repack_a_submatrix(A + j * stride + i, A_copy + i * kc_size + j * m_size, stride, m_size, k_size, kc_size, mc_size);
        }
    }
}

void matmult(const int lda, const double * A, const double * B, double * C) {
// K_C = 256, M_C = 192, N_R = 4, M_R = 4
// i_max j_max GFLOPS
//1 12 93.8
// 2 6 95.1
// 3 4 94.6
// 4 3 93.2
// 6 2 96.3
// 12 1 94.1
// 16 16 93.6
    int i_max = 3;
    int j_max = 4;
    int i_step = (lda + i_max - 1) / i_max;
    int j_step = (lda + j_max - 1) / j_max;
    int t;
    i_step = (i_step + 3) & (-4);
    j_step = (j_step + 3) & (-4);

    int A_submatrix_size = i_step * j_step + 24; // Anti-aliasing number
    double * A_copy = memalign(64, A_submatrix_size * i_max * j_max * sizeof(double));
    #pragma omp parallel for shared (lda, A, A_copy, B, C, i_step, j_step, i_max, j_max, A_submatrix_size) private (t)
    schedule(dynamic, 1)
    for (t = 0; t < i_max * j_max; t++) {
        int i, j, k;
        // k = i * 4 + j
        i = t / i_max;
        j = t % i_max;
        int m_size, k_size, n_size;
        m_size = MIN(i_step, lda - i * i_step);
        k_size = MIN(j_step, lda - j * j_step);
        matmult_repack_a(A + i * i_step + j * j_step * lda, A_copy + (i * j_max + j) * A_submatrix_size, lda, m_size, k_size);
    }

    #pragma omp parallel for shared (lda, A_copy, B, C, i_step, j_step, i_max, j_max, A_submatrix_size) private (t)
    schedule(dynamic, 1)
    for (t = 0; t < i_max * j_max; t++) {
        int i, j, k;
        i = t / i_max;
        j = t % i_max;
        int m_size, k_size, n_size;
        m_size = MIN(i_step, lda - i * i_step);
        k_size = MIN(j_step, lda - j * j_step);
        for (k = 0; k < j_max; k++) {
            n_size = MIN(j_step, lda - k * j_step);
            matmult_dgemm(C + i * i_step + j * j_step * lda, A_copy + (i * j_max + k) * A_submatrix_size, B + k * j_step + j * j_step * lda, lda, m_size, k_size, n_size);
        }
        free(A_copy);
    }

///////////
// Assembly section follows
///////////

```

```

section .text
global matmult_dgedot4x4_asm

align 64
matmult_dgedot4x4_asm:
; double * C: %rdi
; const double * A: %rsi
; const double * B: %rdx
; long stride: %rcx
; long kc_size: %r8
push rbx
movaps xmm0, [rdi]
shl rcx, 3 ; rcx = stride * 8
mov r10, rdx ; r10 = B

movaps xmm2, [rdi + rcx * 1]
add r10, rcx ; r10 = B1
mov rax, rcx ; rax = stride * 8
add rcx, rcx ; rcx = (stride * 8) * 2

movaps xmm4, [rdi + rcx * 1]
add rcx, rax ; rcx = (stride * 8) * 3
mov r9, rdx ; r9 = B
mov r11, rdx ; r11 = B

movaps xmm6, [rdi + rcx * 1]
add r9, rax ; r9 = B1
add r10, rax ; r10 = B2
add r11, rcx ; r11 = B3

movaps xmm1, [rdi + 16]
movaps xmm3, [rdi + rax * 1 + 16]
movaps xmm5, [rdi + rax * 2 + 16]
movaps xmm7, [rdi + rcx * 1 + 16]
xor rbx, rbx
shl r8, 3

; c0 is xmm0
; c1 is xmm1
; c2 is xmm2
; c3 is xmm3
; c4 is xmm4
; c5 is xmm5
; c6 is xmm6
; c7 is xmm7

; B0 is rdx
; B1 is r9
; B2 is r10
; B3 is r11

; stride is rax
; stride * 3 is rcx

align 32
.loop:
    movddup xmm10, [rdx + rbx * 1]

    movaps xmm14, xmm10
    movaps xmm8, [rsi + rbx * 4]
    mulpd xmm10, xmm8
    addpd xmm0, xmm10

    movaps xmm9, [rsi + rbx * 4 + 16]
    mulpd xmm14, xmm9
    addpd xmm1, xmm14

    movddup xmm11, [r9 + rbx * 1]
    movaps xmm14, xmm11
    mulpd xmm11, xmm8
    addpd xmm2, xmm11

    movddup xmm12, [r10 + rbx * 1]
    movaps xmm15, xmm12
    mulpd xmm14, xmm9
    addpd xmm3, xmm14

    mulpd xmm12, xmm8
    addpd xmm4, xmm12

    addpd xmm5, xmm15
    add rbx, 8

    mulpd xmm8, xmm13
    addpd xmm6, xmm8

    mulpd xmm13, xmm9
    addpd xmm7, xmm13
    cmp rbx, r8
    jl .loop

    movaps [rdi], xmm0
    movaps [rdi + 16], xmm1
    movaps [rdi + rax * 1], xmm2
    movaps [rdi + rax * 1 + 16], xmm3
    movaps [rdi + rax * 2], xmm4
    movaps [rdi + rax * 2 + 16], xmm5
    movaps [rdi + rcx * 1], xmm6
    movaps [rdi + rcx * 1 + 16], xmm7

pop rbx
ret

```

Model predictive control	Singular-value decomposition
Eigenvalues	Mean shift algorithm for segmentation
LU factorization	Stencil computations
Optimal binary search organization	Displacement based algorithms
Image color conversions	Motion estimation
Image geometry transformations	Multiresolution classifier
Enclosing ball of points	Kalman filter
Metropolis algorithm, Monte Carlo	Object detection
Seam carving	IIR filters
SURF feature detection	Arithmetic for large numbers
Submodular function optimization	Optimal binary search organization
Graph cuts, Edmond-Karps Algorithm	Software defined radio
Gaussian filter	Shortest path problem
Black Scholes option pricing	Feature set for biomedical imaging
Disparity map refinement	Biometrics identification

“Theorem:”

Let f be a mathematical function to be implemented on a state-of-the-art processor. Then


Performance of optimal implementation of f

Performance of straightforward implementation of f


\approx

10-100


Evolution of Processors (Intel)




Evolution of Processors (Intel)




And There Will Be Variety ...



Intel Sandy Bridge
8 cores




IBM Power 7
8 cores



AMD MAGNY-COURS
12 cores




NVIDIA Fermi
512 cores



Intel MIC
61 cores



NVIDIA Kepler
1536 cores





AMD APU
4 CPU cores
400 GPU cores

By 2020:
Laptop ~ 100 cores (low power)
Typical server node chip ~400 cores

Note: All the chips have SMT

Intel Sandy Bridge

Putting it together Sandy Bridge Microarchitecture



Summary and Facts I

- **Implementations with same operations count can have vastly different performance (up to 100x and more)**
 - A cache miss can be 100x more expensive than an operation
 - Vector instructions
 - Multiple cores = processors on one die
- **Minimizing operations count ≠ maximizing performance**
- **End of free speed-up for legacy code**
 - Future performance gains through increasing parallelism

Summary and Facts II

- **It is very difficult to write the fastest code**
 - Tuning for memory hierarchy
 - Vector instructions
 - Efficient parallelization (multiple threads)
 - Requires expert knowledge in algorithms, coding, and architecture
- **Fast code can be large**
 - Can violate “good” software engineering practices
- **Compilers often can't do the job**
 - Often intricate changes in the algorithm required
 - Parallelization/vectorization still unsolved
- **Highest performance is in general non-portable**


Software Properties

What software properties are more important than **performance**?

- Compatibility
- Correctness
- Clarity
- Debuggability
- ... and more.
- Functionality
- Maintainability
- Modularity
- Portability
- Reliability
- Robustness
- Testability
- Usability

If programmers are willing to sacrifice performance for these properties, why study performance?


Performance is the **currency** of computing. You can often “buy” these properties with performance.



Performance is different than other software quality features

This Course

*Fast implementations of
numerical problems*



- Obtain an understanding of performance (runtime)
- Learn how to write ***fast code*** for numerical problems
 - Focus: Memory hierarchy and vector instructions
 - Principles studied using important examples

Organization of this course

Course Logistics and Topics

(18.01)

1. Motivation and Organization of the course

 MMM multiple versions [[Lecture 1](#)]

(19.01)

[[LS1](#)] Tools for writing correct code [[Demonstration 1](#)]

Valgrind and gdb. What is a memory leak ? Types of errors detected by Valgrind.

Parallel debuggers ... are there any good ones like Totalview on TACC systems).

[[Demonstration 2](#)] (21.01 ?)

[Different XSEDE systems and their usage, modules etc.] Submitting batch jobs.

[Have to pick up during the class: how to use gnuplot, how to write python code, latex etc.]

[[HW](#)] Find out the peak performance theoretically of each core of a socket on a node, each socket of a node, and each node of all the XSEDE systems that we have access to.

Compute Core Optimizations

(22.01 - 27.01) In-core optimizations (ILP - pipelining, superscalar etc. branch predictions etc.) [[Lecture 2A](#)] What Compilers can and cannot do.

[[Lecture 2B](#)] Assembly level optimizations.

[[Demonstration 3](#)] Profiling tools: perfexpert, perf. Tips to write branchless code.

[[LS2](#)] Which sort is better Quick or Merge ? Which can be better optimized for performance ?

[[PA1](#)] Multiple code snippets for core level optimizations.

Benchmarking

(28.01 - 29.01) Benchmarking (Issues with accurately timing a code) [[Lecture 3](#)]

Nano level benchmarking : Discuss X-ray paper. (only Lecture)

[[LS3](#)] Timer granularity. compare c-time, gettimeofday and rdtsc etc.

Vectorization

(30.01 - 4.02) SIMD vectorization [[Lecture 4](#)]

Programming Assignment: Run this assignment on Gordon and Stampede MIC

[[LS4](#)] SIMD programming (scalar dot product)

[[PA 2](#)] How to write code so as to make compiler generate effective SIMD code.

Memory Locality Optimizations

(5.02 - 10.02) Locality (Memory specific optimizations) [Lecture 5]

Prefetching, caching, cache blocking, register blocking etc.

Loop specific optimizations.

Discuss membench (and memory mountain) [Only lecture]

[LS5a] 6 versions of MMM using perfexpert, perf and papi.

[LS5b] Optimize Matrix Transpose

(Application Performance Bounds)

(11.02 - 17.02) [Lecture 6]

When do you say the tuning of an app reached an upper bound ? How to find the upper bound on the performance of an application once its characteristics are known. (Describe the roofline model).

[PA 3] Data Access Optimizations: Based on STREAM benchmark, Have to read the 3rd chapter from Hager's book.

(Code for Speed) Programming Contest (3 hrs) 18.02

Autotuning

(19.02) [Lecture 7] ATLAS for dense (brief lecture) ATLAS vs OSKI; Sparse Matrix Multiplication (Sparse Kernels, Sparsity. (only Lecture)

MIC Specific Optimizations

(20.02 - 28.02) [Lecture 8] MIC specific programming

Optimizing MMM: A Kernel where all the optimization discussed till now can be applied

[PA 4] Optimize MMM on Stampede using a core on MIC as well for Sandy Bridge core.

(Till here the concentration will only be on optimizing for a single core).

Multi-core specific optimizations

(1.03 - 3.03) [LS5] memory affinity, false sharing
[PA 4B] Multi-core MMM on MIC and Sandy Bridge

GPU specific optimizations

(4.03 - 10.03) [Lecture 9] GPU specific optimizations.

[LS6] CUDA programming basics.

[Meetup] GPU tools (each student group will present a tool related to GPUs and also they briefly discuss one of the HiPC student papers. (<http://hipc.org/hipc2012/studentsymposium.php>)

[PA 5] Optimizing Reduction on Stampede

How to fool the masses (How not to fool yourself) while quoting performance numbers

(10.03 - 11.03) [Demonstration/Discussion 3]

Papers on why GPUs are not as rosy as they projected them to be. (Recent microsoft paper) Debunking.

Mini-Project:

(12.03 till the last working day of the semester)

Choose a scientific computing kernel or application and improve performance on a machine.

On the last working day, presentations of the project will be scheduled.

Project (Optional): (12.03 - ...)

Choose a topic on which you can apply the optimizations used in this class. Could work on this through the summer of 2013 and aim for a decent paper once you succeeded in getting good results.

- Website: <http://progforperf.github.com>
- Class forum on Piazza: <https://piazza.com/class#spring2013/cs1207>

Evaluation

Marks:

LSs : 20%


PAs: 40%

Class participation: 10% (includes piazza)

Contest: 10%

Project: 20%

Textbook



Introduction to High Performance Computing for Computational Scientists and Engineers,
by Georg Hager and Gerhard Wellein. ISBN: 978-1-4398-1192-4,
CRC Press, 2010.

CASE STUDY: MATRIX MULTIPLICATION

Square-Matrix Multiplication

$$\begin{bmatrix} C_{11} & C_{12} & \cdots & C_{1n} \\ C_{21} & C_{22} & \cdots & C_{2n} \\ \vdots & \vdots & \ddots & \vdots \\ C_{n1} & C_{n2} & \cdots & C_{nn} \end{bmatrix} = \begin{bmatrix} a_{11} & a_{12} & \cdots & a_{1n} \\ a_{21} & a_{22} & \cdots & a_{2n} \\ \vdots & \vdots & \ddots & \vdots \\ a_{n1} & a_{n2} & \cdots & a_{nn} \end{bmatrix} \cdot \begin{bmatrix} b_{11} & b_{12} & \cdots & b_{1n} \\ b_{21} & b_{22} & \cdots & b_{2n} \\ \vdots & \vdots & \ddots & \vdots \\ b_{n1} & b_{n2} & \cdots & b_{nn} \end{bmatrix}$$

C **A** **B**

$$c_{ij} = \sum_{k=1}^n a_{ik} b_{kj}$$

Assume for simplicity that $n = 2k$.

Intel Xeon Computer System

Feature	Specification
Microarchitecture	Sandy Bridge
Clock frequency	2.4 GHz
Processor chips	2
Processing cores	8 per processor chip
Hyperthreading	2 way 8 double-precision operations per core per cycle
Floating-point unit	
Cache-line size	64 B
L1-icache	32 KB private 8-way set associative
L1-dcache	32 KB private 8-way set associative
L2-cache	256 KB private 8-way set associative
L3-cache	20 MB shared 20-way set associative
DRAM	32 GB

$$\text{Peak} = 2 \times 8 \times 8 \times 2.4 \times 10^9 = 307 \text{ GFLOPS}$$

1. Triply Nested Loops in Python

```
import sys, random
from time import *

n = 4096

A = [[1.0*random.random()
      for row in xrange(n)]
     for col in xrange(n)]

B = [[1.0*random.random()
      for row in xrange(n)]
     for col in xrange(n)]

C = [[0 for row in xrange(n)]
     for col in xrange(n)]

start = time()

for i in xrange(n):
    for j in xrange(n):
        for k in xrange(n):
            C[i][j] += A[i][k] * B[k][j]

end = time()
print '%0.6f' % (end - start)
```

Running time
= 34,962 seconds
 \approx 9.75 hours
Is this fast?

Back-of-the-envelope calculation

$2n^3 = 2^{37}$ floating-point operations
Running time $\approx 2^{15}$ seconds
 \therefore Python gets $2^{37}/2^{15} = 2^{22} \approx 4$ MFLOPS
Peak = 307 GFLOPS
Python gets $\approx 0.0013\%$ of peak

2. Let's Try Java

Running time = 2,531 seconds
 ≈ 42 minutes
... about $14\times$ faster than Python!
Still only 0.0177% of peak.

```
for (int i=0; i<n; i++) {  
    for (int j=0; j<n; j++) {  
        for (int k=0; k<n; k++) {  
            C[i][j] += A[i][k] * B[k][j];  
        }  
    }  
}
```

```
for (int i=0; i<n; ++i) {  
    for (int j=0; j<n; ++j) {  
        for (int k=0; k<n; ++k) {  
            C[i][j] += A[i][k] * B[k][j];  
        }  
    }  
}
```

3. Why Not C?

Using the GCC compiler
Running time = 1,463 seconds

... about $1.7\times$ faster than Java.

```
for (int i=0; i<n; ++i) {  
    for (int j=0; j<n; ++j) {  
        for (int k=0; k<n; ++k) {  
            C[i][j] += A[i][k] * B[k][j];  
        }  
    }  
}
```

```
for (int i=0; i<n; ++i) {  
    for (int j=0; j<n; ++j) {  
        for (int k=0; k<n; ++k) {  
            C[i][j] += A[i][k] * B[k][j];  
        }  
    }  
}
```

Where We Stand So Far

Version	Implementation	Time (s)	GFLOPS	Absolute speedup	Relative speedup	Fraction of peak
1	Python	34,962.21	0.004	1	1	0.00%
2	Java	2,530.65	0.054	14	13.8	0.00%
3	C, using GCC	1,462.50	0.094	24	1.7	0.00%

Why is Python so slow and C so fast?

- Python is interpreted.
- Java is compiled to byte-code, which is then interpreted and just-in-time (JIT) compiled.
- C is compiled directly to machine code.

4. Optimization Switches

GCC provides a collection of optimization switches. Without touching the C code, we can just specify a switch to the compiler to ask it to optimize.

Opt. level	Meaning	Time (s)
--00	Do not optimize	1463
--01	Optimize	856
--02	Optimize even more	851
--03	Optimize yet more	427

5. Intel Compiler

GCC is not the only compiler in the world. Let's try the Intel compiler ICC with the `--O3` optimization switch.

Version	Implementation	Time (s)	GFLOPS	Absolute speedup	Relative speedup	Fraction of peak
1	Python	34,962.21	0.004	1		0.00%
2	Java	2,530.65	0.054	14	13.8	0.00%
3	C, using GCC	1,462.50	0.094	24	1.7	0.00%
4	+ switches	426.79	0.322	82	3.4	0.10%
5	C, using ICC + switches	41.44	3.317	844	10.3	1.10%

Wow! We're now running in less than a minute and are over 800 times faster than the original Python! Why is ICC so much faster?

Vectorization

Each core of our computer has 8 vector units which can initiate 8 floating-point operations on each cycle using a single vector instruction, as long as the operations are independent. Most compilers can be induced to produce a vectorization report:

```
$ icc  --O3  --std=c99  mm_c.c  --o  mm_c_icc_03  --vec-report2

mm_c.c(42): (col. 5) remark: PERMUTED LOOP WAS VECTORIZED.
mm_c.c(43): (col. 7) remark: loop was not vectorized: not inner loop.
mm_c.c(41): (col. 3) remark: loop was not vectorized: not inner loop.
```

```
for (int i=0; i<n; ++i) {
    for (int j=0; j<n; ++j) {
        for (int k=0; k<n; ++k) {
            C[i][j] += A[i][k] * B[k][j];
        }
    }
}
```

Interchange these two loops.

6. Parallel Loops

We're running on only one of our 16 cores, leaving 15 idle. Let's use all of them!

```
cilk_for (int i=0; i<n; ++i) {  
    cilk_for (int j=0; j<n; ++j) {  
        for (int k=0; k < n; ++k) {  
            C[i][j] += A[i][k] * B[k][j];  
        }  
    }  
}
```

The `cilk_for` keyword, which is supported by both ICC and GCC (not the main branch, however), indicates that all the iterations of the loop may execute in parallel.

Parallel-Loops Performance

Running time

- 18 seconds, the fastest so far!
- But wait, it's only 2.3 times faster than the previous version, which used only 1 core, and we're now using 16!

Hardware Performance Counters

Diagnose the problem with hardware performance counters

```
$ perf stat --e instructions --e cache--misses ---- ./mm_c_icc_03
38.946693
Performance counter stats for './mm_c_icc_03':
    174,398,127,129  instructions          #      0.00  insns per cycle
        19,491,135  cache--misses
    39.422211009  seconds  time elapsed

$ perf stat --e instructions --e cache--misses ---- ./mm_ploops
21.164532
Performance counter stats for './mm_ploops':
    373,875,833,663  instructions          #      0.00  insns per cycle
        9,682,355,938  cache--misses
    21.653572167  seconds  time elapsed
```


The parallel code is executing more than twice the number of instructions and incurring about 500 times the number of cache misses.

Compiler Bug!


Inspection of the assembly language output from the compiler reveals that `icc -O3` tiles the matrix — an effective optimization — but it fails to do so in the context of `cilk_for`.

What is tiling?

“Sandy Bridge” Memory Hierarchy




Cache Misses for Matrix Multiply



Cache misses

- Consider the code after the two inner loops have been permuted.
- As the code sequences through matrix B it incurs $\Theta(n^2)$ cold cache misses for new data elements it encounters
- By the time the code sequences through the matrix again, the first elements have been evicted.

Cache Misses for Matrix Multiply



Cache misses


- As the code sequences through matrix B , it incurs $\Theta(n^2)$ cold cache misses for new data elements it encounters
- By the time the code sequences through the matrix again, the first elements have been evicted.
- $\Theta(n^3)$ cache misses.

7. Tiling

```
cilk_for (int ih = 0; ih < n; ih += s) {  
    cilk_for (int jh = 0; jh < n; jh += s) {  
        for (int kh = 0; kh < n; kh += s) {  
            for (int il = 0; il < s; il++) {  
                for (int jl = 0; jl < s; jl++) {  
                    for (int kl = 0; kl < s; ++kl) {  
                        C[ih+il][jh+jl] += A[ih+il][kh+kl] * B[kh+kl][jh+jl];  
                    }  
                }  
            }  
        }  
    }  
}
```

Cache misses

- If s^2 is sufficiently smaller than the size of the cache, the tiled loops incur only $\Theta(n^3/s)$ cache misses.



Performance of Tiling

Tile size	1 core (s)	16 cores (s)
1	859.64	65.30
2	309.60	26.32
4	178.17	9.19
8	93.14	6.56
16	76.65	5.09
32	60.85	3.49
64	54.17	3.24
128	44.79	2.76
256	40.87	4.73
512	42.77	6.79
1024	69.00	8.39
2048	65.96	26.13

Tile size

- For 16 cores, a 128×128 tile gives the best performance.
- For 1 core, however, 256×256 tile works best.
- If tile size is not properly tuned — either too large or too small — the code may perform poorly.
- Tiling is **fragile**.

Cache Behavior of Tiling

Version	Implementation	Tiling	Cores	Instructions	Cache misses	Time (s)
5	Serial optimized loops	no	1	165,416,672,245	1,980,866,303	64.1
5	Serial optimized loops compiler	compiler	1	174,397,675,927	19,635,564	39.4
6	Parallel loops	no	1	246,711,574,370	4,363,182,438	82.9
6	Parallel loops	no	16	307,981,194,383	6,743,511,892	17.9
7	Parallel loops	128	1	177,072,223,809	69,526,210	44.2
7	Parallel loops	128	16	179,009,006,797	98,549,525	2.9

Version	Implementation	Time (s)	GFLOPS	Absolute speedup	Relative speedup	Fraction of peak
1	Python	34,962.21	0.004	1		0.00%
2	Java	2,530.65	0.054	14	13.8	0.00%
3	C, using GCC	1,462.50	0.094	24	1.7	0.00%
4	+ switches	426.79	0.322	82	3.4	0.10%
5	C, using ICC + switches	41.44	3.317	844	10.3	1.10%
6	Parallel loops	17.95	7.658	1,948	2.3	2.50%
7	+ tiling	2.76	49.825	12,675	6.5	16.20%

Divide and Conquer

IDEA: Tile for **every** power of 2.

$$\begin{bmatrix} C_{11} & C_{12} \\ C_{21} & C_{22} \end{bmatrix} = \begin{bmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{bmatrix} \cdot \begin{bmatrix} B_{11} & B_{12} \\ B_{21} & B_{22} \end{bmatrix}$$
$$= \begin{bmatrix} A_{11}B_{11} & A_{11}B_{12} \\ A_{21}B_{11} & A_{21}B_{12} \end{bmatrix} + \begin{bmatrix} A_{12}B_{21} & A_{12}B_{22} \\ A_{22}B_{21} & A_{22}B_{22} \end{bmatrix}$$

- 8 multiplications of $n/2 \times n/2$ matrices.
- 1 addition of $n \times n$ matrices.

8. Recursive Parallel Matrix Multiply

```
void mmdac (double *C, double *A, double *B, int size) {  
    if (size <= 1) {  
        * C += * A * B;  
    } else {  
        int s11 = 0;  
        int s12 = size/2;  
        int s21 = (size/2)*n;  
        int s22 = (size/2)*(n+1);  
        cilk_spawn mmdac(C+s11, A+s11, B+s11, size/2);  
        cilk_spawn mmdac(C+s12, A+s11, B+s12, size/2);  
        cilk_spawn mmdac(C+s21, A+s21, B+s11, size/2);  
        mmdac(C+s22, A+s21, B+s12, size/2);  
        cilk_sync;  
        cilk_spawn mmdac(C+s11, A+s12, B+s21, size/2);  
        cilk_spawn mmdac(C+s12, A+s12, B+s22, size/2);  
        cilk_spawn mmdac(C+s21, A+s22, B+s21, size/2);  
        mmdac(C+s22, A+s22,  
    }  
}
```

The named **child** function
may execute in parallel
with the **parent** caller.

Control may not pass this
point until all spawned
children have returned.

Performance of D&C

Version	Implementation	Time (s)	GFLOPS	Absolute speedup	Relative speedup	Fraction of peak
1	Python	34,962.21	0.004	1		0.00%
2	Java	2,530.65	0.054	14	13.8	0.00%
3	C, using GCC	1,462.50	0.094	24	1.7	0.00%
4	+ switches	426.79	0.322	82	3.4	0.10%
5	C, using ICC + switches	41.44	3.317	844	10.3	1.10%
6	Parallel loops	17.95	7.658	1,948	2.3	2.50%
7	+ tiling	2.76	49.825	12,675	6.5	16.20%
8	Parallel divide-and-conquer	142.61	0.964	245	0.0	0.30%

Uh, oh! A big step backwards!

Function-Call Overhead

```
void mmdac (double *C, double *A, double *B, int size) {
    if (size <= 1)
        *C += *A * *B;
    } else {
        int s11 = 0;
        int s12 = size/2;
        int s21 = (size/2)*n;
        int s22 = (size/2)*(n+1);
        cilk_spawn mmdac(C+s11, A+s11, B+s11, size/2);
        cilk_spawn mmdac(C+s12, A+s11, B+s12, size/2);
        cilk_spawn mmdac(C+s21, A+s21, B+s11, size/2);
        mmdac(C+s22, A+s21, B+s12, size/2);
        cilk_sync;
        cilk_spawn mmdac(C+s11, A+s12, B+s21, size/2);
        cilk_spawn mmdac(C+s12, A+s12, B+s22, size/2);
        cilk_spawn mmdac(C+s21, A+s22, B+s21, size/2);
        mmdac(C+s22, A+s22, B+s22, size/2);
        cilk_sync;
    }
}
```

The base case is too small.
We must **coarsen** the
recursion to avoid
function-call overhead.

{

Versions 9 & 10

Version	Implementation	Time (s)	GFLOPS	Absolute speedup	Relative speedup	Fraction of peak
1	Python	34,962.21	0.004	1		0.00%
2	Java	2,530.65	0.054	14	13.8	0.00%
3	C, using GCC	1,462.50	0.094	24	1.7	0.00%
4	+ switches	426.79	0.322	82	3.4	0.10%
5	C, using ICC + switches	41.44	3.317	844	10.3	1.10%
6	Parallel loops	17.95	7.658	1,948	2.3	2.50%
7	+ tiling	2.76	49.825	12,675	6.5	16.20%
8	Parallel divide-and-conquer	142.61	0.964	245	0	0.30%
9	+ coarsening	5.44	25.255	6,425	26.2	8.20%
10	+ transpose	1.72	79.698	20,274	3.2	25.90%

- Coarsening does a good job.
- Transposing the B matrix does a great job!

Unportable Performance

- Use the `-xHost` ICC compiler switch to generate modern AVX vector instructions, but the code won't run on older machines.
- Use the `-axAVX` ICC compiler switch, which generates multiple clones of the code, one of which uses the AVX instructions. A test is made at runtime as to which version to use.
- Portable code, but the performance is not portable.
- Use compiler intrinsics (assembly-language directives) to access the AVX instructions directly. Highly unportable, but great performance!

Final Reckoning

Version	Implementation	Time (s)	GFLOPS	Absolute speedup	Relative speedup	Fraction of peak
1	Python	34,962.21	0.004	1		0.00%
2	Java	2,530.65	0.054	14	13.8	0.00%
3	C, using GCC	1,462.50	0.094	24	1.7	0.00%
4	+ switches	426.79	0.322	82	3.4	0.10%
5	C, using ICC + switches	41.44	3.317	844	10.3	1.10%
6	Parallel loops	17.95	7.658	1,948	2.3	2.50%
7	+ tiling	2.76	49.825	12,675	6.5	16.20%
8	Parallel divide-and-conquer	142.61	0.964	245	0.0	0.30%
9	+ coarsening	5.44	25.255	6,425	26.2	8.20%
10	+ transpose	1.72	79.698	20,274	3.2	25.90%
11	+ machine-specific compilation	1.58	86.725	22,061	1.1	28.20%
12	+ AVX intrinsics	0.76	180.741	45,978	2.1	58.80%
13	Intel MKL	0.63	218.096	55,480	1.2	71.00%

Our sub-1-second Version 12 rivals the experts who coded the Intel Math Kernel Library! We're over **4.6 orders of magnitude** better than the original Python.

Performance Engineering



Gas economy

45,978 ×



- You won't generally see the kind of performance improvement we obtained for matrix multiplication.
- But in this course, you will learn how to print the currency of performance all by yourself.

